

6	O. 1 D. 17	101/20
Macraella	rligst Real time	Wen / Caludar
(C 's		
1 x 8255		
v / x 7415/ / x 7415		
1x nsns		
Kristal	32,768 KHZ	
1 x Diode 1 x node Weentanden	Germanian Silisian	. 153
Weenlanden	10 × 10 Ks	
	2 × 4K7	
Condemater	1 × 1R 1 × 10 µF	
	1x47uF	
	2 x 0,1 p.F	
*	1x 20 pF 2x 3-20pF	
,		
Battery	2x 1, ru= (perlight	) + honder.
Prinspleas		
Comector	64 polic a-c.	
	, 9	
	<u> </u>	
<u></u>		
	· · · · · · · · · · · · · · · · · · ·	
The second secon		

FUNCTION TABLE FIGURE 1

ADDRESS INPUTS		INTERNAL	DATA I/O			0	DATA	NOTES			
Ao	Aı	A <sub>2</sub>	A <sub>3</sub>	COUNTER	D <sub>0</sub>	$D_1$	D <sub>2</sub>	D <sub>3</sub>	LIMITS	NOTES	
0	0	0	0	S 1	*	*	*	*	0 ∿ 9	Sl or Sl0 are reset to zero irrrespective of input data $D0 \sim D3$ when write instruction is executed with address selection.	
1	0	0	0	s 10	*	*	*		0 ∿ 5		
0	1	0	0	MI 1	*	*	*	*	0 ∿ 9	·	
1	1	0	0	MI 10	*	*	*	autoreanies en	0 ∿ 5		
0	0	1	0 .	н 1	*	*	*	*	0 ∿ 9	•	
1	0	1	0	н 10	*	*	†	†	0 ~ 1	D2 = "1" for PM D3 = "1" for 24 hour format D2 = "0" for AM D3 = "0" for 12 hour format	
0	1	1	0	W	*	*	*		0 ∿ 6	·	
1	, 1	1	0	D 1	*	_,*	*	*	0 ∿ 9	.:	
0	0	0	1	D 10	*	*	†		0 ∿3	D2 = "1" for 29 days in month 2 D2 = "0" for 28 days in month 2 (2)	
1	0	0	1	MO 1	*	*	*	*	0 ∿ 9		
0	1	0	1	MO 10	*				0 ~1		
1	1	0	1	Y 1	*	*	*	*	0 ∿ 9		
0	0	1	1	Y 10	*	*	*	*	0 ∿ 9		

<sup>(1) \*</sup> data valid as "0" or "1".

Blank does not exist (unrecognized during a write and held at "0" during a read)  $\dot{}$ 

† data bits used for AM/PM, 12/24 HOUR and leap year.

(2) If D2 previously set to "1", upon completion of month 2 day 29, D2 will be internally reset to "0".

## FUNCTIONAL DESCRIPTION


A block diagram of the MSM5832 microprocessor real-time clock/calendar and a package connection diagram are shown on the first page. Figure 9 illustrates a method of interfacing between the clock/calendar circuit and a micro processor. Figures 9, 10 and 11 illustrate alternative standby power supply circuits. A function table listing relationships between address inputs, data input/output and internal counter selection is shown in Figure 1. Unless otherwise indicated, the following descriptions are based on the block diagram.

32.768kHz OSCILLATOR (pins 16 and 17): An internal inverting amplifier with feedback resistor, RFB, is connected with a crystal and two capacitors as shown in Figure 6 to form a stable, accurate oscillator — which serves as the precision time base of the circuit. Capacitors Cl and C2 in series provide the parallel load capacitance required for precise tuning of the quartz crystal. Typical oscillator performance as a function of ambient temperature and supply voltage is shown in Figures 2 and 3 respectively.

A0  $^{\circ}$  A3 (pins 4  $^{\circ}$  7): Address inputs, used to select internal counters for read/write operations (see function table -- Figure 1). A "1" is defined as V<sub>CC</sub>; a "0" is GND. Pull-down to GND is provided by internal resistors.

 $D_0 \sim D_3$  (pins 9  $\sim$  12): Data Inputs/Outputs, two-way bus lines controlled by READ and WRITE inputs. As shown in Figure 7 external pull-up resistors of 4.7K or higher are required by the open-drain N-channel MOS outputs. D3 is the MSB;  $D_0$  is the LSB.

TEST (pin 14): Normally this input is unconnected -- pull-down to GND is provided by an internal resistor -- or connected to GND. With CS at  $V_{CC}$ , pulses to  $V_{CC}$  on the TEST input will directly clock the S1,  $MI_{10}$ , W,  $D_1$  and  $Y_1$  counters, depending on which counter is addressed (W and  $D_1$  are select-d by  $D_1$  address in this mode only). Roll-over to next counter is enabled in this mode.



 $c_1 \sim c_2 = 15 \sim 30 pF$ 

CHIP SELECT (pin 8): Connecting CS input to  $V_{CC}$  enables all inputs and outputs. Unconnected -- pull-down to GND is provided by an internal resistor -- or connecting CS to GND will disable HOLD, WRITE, READ,  $\pm 30$  ADJ,  $D_0 \sim D_3$ ,  $A_0 \sim D_3$  and TEST.

As shown in Figure 9 CS can be used to detect system power failure by connecting system power (+5V) to CS, so that when system power is on, all inputs and outputs will be enabled, and when system power is off, all inputs and outputs will be disabled. The threshold voltage of CS is higher than all other inputs to insure correct operation of this function.

HOLD (pin 18): Switching this input to  $^{V}CC$  inhibits the internal 1Hz clock to the Sl counter. After the specified HOLD set-up time (150  $\mu$ S), all counters will be in a static state, thus allowing error-free read or write operations. So long as the HOLD pulse width is less than 1 second, accuracy of the real time will be undisturbed. Pull-down to GND is provided by an internal resistor.


READ (pin 3): Read function as shown in Figure 4 is enabled when READ is switched to VCC. Pull-down to GND is provided by an internal resistor.

WRITE (pin 2): Write function as shown in Figure 5 is enabled when WRITE is switched to  $^{V}CC$ . Pull-down to GND is provided by an internal resistor.

 $\pm 30$  ADJ (pin 15): Momentarily connecting this input to VCC (>31.25 ms) will reset seconds (S1, S10 counters and  $2^{11} \sim 2^{15}$  frequency dividers) to 00; if seconds were 30 or more, one minute is added to the minutes (MI 1 counter) and if seconds were less than 30, the minutes are unchanged. Pull-down to GND is provided by an internal resistor.

## DATA I/O CIRCUIT

FIGURE 7



## REFERENCE SIGNAL OUTPUT

Reference signals are available as outputs on  $D_0 \sim D_3$  if CS, READ and  $A_0 \sim A_3$  are at VCC. Refer to Figure 8 for specifics. As shown in Figure 9 these signals may be used to generate interrupts for the microprocessor.

## REFERENCE SIGNAL OUTPUTS

FIGURE 8

CONDITIONS	ОИТРИТ	REFERENCE FREQUENCY	PULSE WIDTH	
HOLD = L	D <sub>0</sub> (1)	1024 Hz	duty 50%	
READ = H	Dl	l Hz	122.1 µS	
C.S. = H	D2	1/60 Hz	122.1 µS	
A0 ~ A <sub>3</sub> = H	D3	1/3600 Hz	122.1 µS	

(1) 1024 Hz signal at  $D_{\mbox{\scriptsize 0}}$  not dependent on HOLD input level

