

CUSTOM MANUFACTURED IN U.S.A. BY RADIO SHACK, A DIVISION OF TANDY CORPORATION

#### TRS-80<sup>®</sup> Model 4P/4P Gate Array Service Manual Copyright<sup>®</sup> 1984 Tandy Corporation

.

All Rights Reserved.

Reproduction or use, without express written permission from Tandy Corporation, of any portion of this manual is prohibited. While reasonable efforts have been taken in the preparation of this manual to assure its accuracy, Tandy Corporation assumes no liability resulting from any errors or omissions in this manual, or from the use of the information contained herein.

## TABLE OF CONTENTS

SECTION I	Introduction	1
1.1	System Overview	3
1.2	Optional Features	3
1.3	System Block Diagram	5
SECTION II	Specifications	7
2.1	Microprocessor	9
2.2	Peripheral Interfaces	9
2.3	Power Requirements	9
2.4	Operating Temperature	9
2.5	Dimensions	9
SECTION III	Disassembly/Assembly	11
3.1	Case	13
3.2	Internal Rear Mounting Plate	13
3.3	FrontBezel	13
3.4	Top Cover/Power Supply	13
3.5	Cathode Ray Tube	14
3.6	CRT Sweep Board	14
3.7	Main Logic PCB	14
3.8	Keyboard Assembly	14
3.9	Disk Drive Assembly	15
3.10	Control Module	15
SECTION IV	Maintenance/Troubleshooting (general suggestions, reference to section below for specific troubleshooting hints)	17
SECTION V	4P Theory of Operation	21
5.1	CPU Theory of Operation	23
5.1.1	Introduction	
5.1.2	ResetCircuit	23
5.1.3	CPU	23
5.1.4	System Timing	23
5.1.5	Address Decode	
5.1.6	ROM	
5.1.7	RAM	
5.1.8		
5.1.9	Keyboard	53
5.1.10	Real Time Clock	53
5.1.11	Line Printer Port.	53
5.1.12	Graphics Port	57
5.1.13	Sound	57
5.1.14	I/O Bus Port	57
5.1.15	FDC Circuit	59
5.1.16	RS-232C Circuit	64
5.1.17	Troubleshooting (specific)	66
	Schematic 8000192	67
	PCB Art (1700254)	75
	Parts List, PCB Assembly	79
	4P Gate Array Theory of Operation	85
5.2	CPU Theory of Operation	85
5.2.1		
5.2.2	ResetCircuit	
5.2.3	CPU	85

5.2.4	System Timing
5.2.5	Address Decode
5.2.6	ROM 87
5.2.7	BAM
5.2.8	Video Circuit
5.2.9	Keyboard
5.2.10	Real Time Clock
5.2.11	Line Printer Port
5.2.12	Graphics Port
5.2.13	Sound
5.2.14	I/O Bus Port
5.2.15	FDC Circuit
5.2.16	RS-232C Circuit
5.2.17	Troubleshooting (specific)
0.2.17	Schematic 8000192
	PCB Art (1700254)
	Parts List, PCB Assembly
5.3	Mini-Disk Drives (Tandon TM-50)
5.4	Power Supply Assembly
5.4.1	Power Supply Description
5.4.2	Technical Specifications
5.4.3	Theory of Operation
5.4.4	Troubleshooting Chart
5.4.5	Testing and Adjustments
5.4.6	Schematic 8000164, 65W Power Supply 8790049
5.4.0	Component Layout, 65W Power Supply 8790049
	Circuit Trace, 65W Power Supply 8790049
5.4.7	Parts List, 65W Power Supply 8790049
5.5	CRT Display
5.5.1	Specifications
5.5.2	Adjustment Procedures
5.5.3	Theory of Operation
0.0.0	Schematic 23533 (B/W) and 23757 (Green)
	Parts list 8790612 (B/W) and 8790613 (Green)
5.6	Options
5.6.1	Graphics Board
5.0.1	Graphics Dould
SECTION VI	Exploded View/Parts Lists
	Case Assembly
	Main Chassis Assembly
	Disk Drive Assembly
	Keyboard Assembly

----

-

## ADDENDA

A. Tandon Operating and Service Manual, TM50-1 and TM50-2 5-1/4" Flexible Disk Drives

# MODEL 4P/4P GATE ARRAY HARDWARE

## **SECTION I**

## INTRODUCTION

## INTRODUCTION

### **1.1 SYSTEM OVERVIEW**

The TRS-80 Model 4P Microcomputer is a complete, self-contained portable (transportable) version of the popular TRS-80 Model 4 Microcomputer. It provides a carrying/protective case which has a recessed carrying handle, removable front cover which protects the CRT and disk drives and serves as a base when in the portable configuration, and self-contained keyboard conveniently stowed away in a recess in the main case. Power cord, floppy disk and manual storage are provided inside the removable cover/base. All connections to peripheral equipment are made at the rear of the Model 4P and optional feature connections are made by removing a rear cover plate. Proper care and handling must be observed to prevent damage to the computer. The Model 4P is 100% compatible with all Model III and Model 4 disk software. System capability for Model III compatibility includes: Z80A CPU, 2 MHz operation, programmable RAM to *emulate ROM for BASIC operating system, memory-mapped* keyboard, memory-mapped video with 64-character by 16-line display, and full 48K Random Access Memory (RAM). Model 4 compatibility includes: Z80A CPU, 4 MHz operation, memory-mapped keyboard in upper memory, memory-mapped video in upper memory with 80-character by 24-line display, standard 64K RAM expandable to 128K RAM. Other standard features of the Model 4P which were options on the Model III and Model 4 are built-in FDC Circuit with two 184K Floppy Disk Drives and an RS-232-C Serial Communications Interface Circuit.

#### **1.2 OPTIONAL FEATURES**

Optional features available on the Model 4P include: 640 by 240 pixel High Resolution graphics Board, Direct-connect, auto-dial, auto-answer 300 bps Modem Board. The Model 4P does not support cassette operation or external Floppy Disk Drive.



Figure 1-1.

#### **1.3 SYSTEM BLOCK DIAGRAM**

The System Block Diagram (Figure 1.2) shows the various internal components and connections of the Model 4P Microcomputer.



Figure 1-2. Model 4P Block Diagram

## **SECTION II**

## SPECIFICATIONS

## SPECIFICATIONS

### 2.1 MICROPROCESSOR: 4 MHz Z80A, 8-bit CPU

Memory: 64K RAM bytes, expandable to 128K bytes 4K boot ROM, 2K video memory

 Keyboard:
 70-key standard typewriter keyboard, including 12-key numeric entry keypad. Special keys include

 BREAK, CTRL, CAPS, CLEAR, plus three programmable special function keys (F1, F2, and F3).

Video Display: High-resolution 9" black and white display monitor with 64 or 32 characters per line by 16 lines in Model III mode and 80 or 40 characters per line by 24 lines in Model 4/4P mode. Displays upper and lower case ASCII characters, with descenders, 96 special characters, 64 alternate characters, 64 graphics characters, plus reverse video of all ASCII alpha-numeric characters.

Floppy Disk Drives: Two built-in single-sided, double-density 5-1/4" thin-line floppy disk drives. Each drive stores up to 184K bytes. Data transfer rate is 250K bits per second.

### **2.2 PERIPHERAL INTERFACES**

Standard:

I/O BUS for connection of hard disk and other peripherals.

Serial Interface (RS-232-C port) One RS-232-C Serial Communications interface port which allows asynchronous and synchronous transmission. Mates with DB-25 connector on back of the Model 4P.

Parallel Printer Interface Connection to a line printer via the 34-pin connector on the back of the Model 4P.

Optional: 640 x 240 High-Resolution graphics board

Auto-answer Modem (300 baud)

#### 2.3 POWER REQUIREMENTS

105-130 Vac, 60 Hz 240 Vac, 50 Hz (Australian) 220 Vac, 50 Hz (European) Grounded Outlet

Maximum Current Drain: 1.7 Amperes

Typical Current Drain: 1.5 Amperes

#### 2.4 OPERATING TEMPERATURE: 55 to 80° F (13 to 27° C)

2.5 DIMENSIONS: 9.3" H x 16.5" W x 13.25" D, 26 lbs carrying weight.

## **SECTION III**

## **DISASSEMBLY/ASSEMBLY**

## DISASSEMBLY/ ASSEMBLY

### **3.1 OVERVIEW AND CASE**

The Model 4P is modular in construction in that it can be disassembled in major component blocks after removal of the case cover. These major component blocks include the disk drives, the power supply, main CPU board, the CRT display, and the monitor board. Accessory components such as the power cord, additional diskettes, and operating manual can be stored in convenient recesses in the removable front cover/base. This cover/base provides protection for the CRT and disk drives during transport. It also serves as the base in the non-operating position of the computer.

The cover/base is held in place with snap locks on each side. These locks are positive action with a protective boss to prevent accidental opening of the cover/base. To remove, merely unsnap the lock and release the catch from the main assembly latch. The following procedures are noted in sequential order required to provide access to some of the components. Some parts removal does not require previous steps. Those which do are noted. For reassembly of unit, reverse order of disassembly instructions.

- The main assembly of the Model 4P has a removable cover which allows access to all internal components when removed. Remove all connections to the rear of the unit. These include the AC power cord, printer cable, I/O port connector, and RS-232-C connector. The printer cable and I/O port connectors are edge card type connectors — exercise care in their removal.
- 2. Place the unit Bezel/CRT face-down on a soft surface to prevent damage to the CRT.
- 3. The case is held in place with six screws. Remove two screws from either side of the case at the front of the unit. To gain access to the last two screws, press down on one end of the carrying handle and then lift the handle from its recess. The final two case mounting screws are accessible under the handle assembly. These two screws attach the handle assembly as well as the case to the internal rear mounting plate.
- 4. After removing all six screws, lift the cover off the computer and set it aside for reassembly. Exercise care to prevent scratching or damaging the cover.

### **3.2 INTERNAL REAR MOUNTING PLATE**

- 1. Remove the case from the unit as noted in Paragraph 3.1
- The rear mounting plate serves to provide mounting for the case carrying handle and protection for the CRT. There are ten mounting screws which attach this plate to the main metal chassis of the computer. Four screws (Item 53 on exploded view p. 144, two on each side) mount the handle support (Item 16) and are accessible from the LH and RH

side of the unit. With the rear of the unit toward you, two of these screws are located at the left just in front of the Disk Drive Assembly and accessible from the left side of the chassis assembly. The two on the right are accessible from the rear of the chassis assembly.

3. Six other screws are located around the outside edges of the rear mounting plate. Remove the plate and set it aside for reassembly.

### 3.3 FRONT BEZEL

- 1. The front bezel can be removed from the unit after the case and rear mounting plate have been removed as noted in Paragraphs 3.1 and 3.2.
- 2. Pull the brightness and contrast knobs off the pots from the front.
- 3. The rear mounting plate removal allows access to the six bezel-mounting screws. Four screws attach to the outside flanges of the metal chassis. The other two screws are located to the right of the metal partition separating the Disk Drives from the CRT section of the unit. Access to these two screws is with a long shank 1/4" nutdriver above and below the fan assembly.
- 4. Once these six screws are removed, remove the bezel and set it aside for reassembly. Exercise care in handling to prevent scratching or marring the surface.

### 3.4 TOP COVER/POWER SUPPLY

1. The Power Supply for the Model 4P is located on the underside of the top cover. Remove the case and rear terminal plate as noted in Paragraphs 3.1 and 3.2.



Figure 3-1. Bezel Mounting Screws

- The cover is attached to the metal chassis with six screws. Remove these screws and then flip the cover to the right. A convenient arrangement for storing the cover/power supply while working on other modules is to reattach the cover/power supply to the chassis with two screws, allowing the assembly to rest above the disk drive assembly.
- The power supply is attached to the top cover with four screws. Remove the connectors attached to the power supply at the left and then four screws to remove the supply completely from the unit.
- When reassembling, ensure that the mylar insulator is positioned between the power supply and the top cover to provide proper insulation.

### 3.5 CATHODE RAY TUBE

The CRT is mechanically attached to the metal chassis with four screws which are accessible from the front of the unit.

- 1. Remove the case rear terminal cover, and top cover/power supply as noted in Paragraphs 3.1, 3.2, 3.3, and 3.4. This allows access to the connections on the CRT.
- Disconnect the deflection yoke cable from the CRT PC board.
- Disconnect the connector on the rear of the CRT neck which is attached to a small PC board.

#### WARNING

The anode of the CRT may have a high voltage charge. Before removing the high voltage (anode) lead, discharge the CRT as follows to prevent a serious shock. Connect one end of a wire to a known good ground and the other end of the wire to the metal shaft of an insulated-handle screwdriver. Insert the screwdriver blade under the suction cup and touch it to the clip holding the high voltage lead.

- Disconnect the high voltage lead by inserting a grounded screwdriver under the cup. Use the screwdriver to compress the clip and pull the wire free.
- 5. Disconnect the ground wire (fastened at the splice) to the CRT neck connector PCB.

#### CAUTION:

If the CRT is dropped, it may implode. To avoid this kind of accident, carefully support the CRT when removing it from the chassis. Do not handle the CRT by the neck as this may cause the tube to break and cause personal injury. 6. Remove the four screws and washer from the front of the CRT which attach it to the metal chassis. Carefully slide the CRT out of the chassis through the front.

#### 3.6 SWEEP BOARD

The CRT Sweep Board is accessible after the CRT is removed from the unit. It is mounted to the left side of the metal chassis with four screws. An insulated plate is located between the PCB and the metal chassis. Make sure this plate is in place on reassembly.

### 3.7 MAIN LOGIC PCB

The main logic PCB is a large board nested inside a metal pan at the bottom of the main metal chassis. To gain access to this assembly, remove unit parts as noted in Paragraphs 3.1 and 3.2. It is not necessary to remove the power supply assembly, or the CRT and associated PCB. Remove all connectors at the rear of the unit. These include the Modem connector, I/O port edge-card connector, printer edge-card connector, and floppy disk edge-card connector.

- There are four screws on each side of the metal PCB mounting pan which attach the pan to the metal chassis. Remove these screws and the board and pan can be removed as a subassembly from the chassis.
- 2. At the front of the board, remove the four connectors at the left front of the board. These include the reset, video, and power connectors, and a grounding wire.
- 3. Nine screws attach the main logic PCB to the metal pan. The board is spaced away from the pan with raised bosses stamped into the pan.

#### 3.8 KEYBOARD ASSEMBLY

- The keyboard assembly is attached to the Main Logic PCB with a connector located at the right rear of the board. The PCB must be removed from the pan to allow this connector to be removed. Therefore, disassembly procedures for the main PCB must be followed.
- The keyboard assembly is disassembled by removing the 7 mounting screws from the underside of the assembly. One of these screws is under a cork non-skid strip and care should be taken in removing this strip so that it is not ripped or punctured.
- 3. Remove the top cover, lift the keyboard PCB from its positioning bosses, and then remove the keyboard connector.

- 4. If the cable assembly requires replacement, feed the connector through the opening in the keyboard base, then install a tiewrap around the cable just before the insulation sleeve. This serves as a strain relief for the cable when the keyboard is reassembled. Ensure that this tiewrap is in the recess between the opening in the case and the clamping bosses on the bottom of the case.
- 5. Also ensure that on reassembly the PCB is properly positioned on the bosses of the base before attaching the top cover.



Figure 3-2. Keyboard Cable Strain Relief

## 3.9 DISK DRIVE ASSEMBLY

The disk drive assembly contains two floppy disk drives. It must be removed as a subassembly to the main metal chassis before the mounting screws for the drives themselves are accessible.

- There are seven mounting screws which attach this subassembly to the main metal chassis, all of which are accessible from the right side of the unit. Four of these are located at the top of the assembly. Two screws are located under the disk drive assembly at the front, but accessible with a long shank screwdriver from the right side. A seventh screw mounts a tab to the metal chassis at the rear of the assembly.
- After this subassembly is removed from the unit, screws which mount the drives in the housing are accessible. There are two screws at the top and one at the bottom.

#### NOTE:

Do not place a screw in the bottom rear mounting hole when reinstalling the disk drives into the metal housing. Installation of this screw can cause possible flexing of the drive and alignment problems.



Figure 3-3. Disk Drive Assembly

**RH Side View** 

### **3.10 CONTROL MODULE**

The control module is attached to the left front of the metal chassis with two screws. Remove component parts as noted in Paragraphs 3.1, 3.2, and 3.3 to allow access to the control module.

- The module contains the unit power switch, reset switch, and brightness/contrast controls for the CRT display. All wiring to the control module is the plug-in kind attached to terminals or connectors from the rear of the module.
- 2. If the module is to be removed, tag all wiring so that proper reassembly is assured.



FRONT

REAR

Figure 3-4. Control Module

## **SECTION IV**

## MAINTENANCE/TROUBLESHOOTING

## 4.1 INTRODUCTION

This section is a general guide for use by service personnel. It contains the Maintenance and Troubleshooting procedures necessary to help isolate the problem area to a faulty board or subsystem. After board or subsystem has been identified, refer to specific section for more detailed troubleshooting information.

Refer to the schematics and the theory of operation during maintenance and troubleshooting for specific checkpoints and testing.

## **4.2 MAINTENANCE**

The only part of the Model 4P that requires maintenance is the two Floppy Disk Drives. Periodical cleaning of the Read/Write Heads are recommended to assure error-free operation. For all other maintenance or alignments required, refer to Section 5.3 Mini-Disk Drives Maintenance Checks and Adjustments.

## **4.3 TROUBLESHOOTING**

Please be sure that the power cord is properly connected to AC power before starting troubleshooting.

- Turn Model 4P "ON" by toggling power switch. If power light indicator is on then go to 4, if not, go to 2.
  - 2. Recheck AC power and power cord. If okay go to 3, if bad replace or repair.
  - 3. Check power switch and bulb. If okay go to 1, if bad replace power switch or bulb.
  - 4. Wait a few seconds for CRT to warm up. Adjust brightness and contrast at the front of console. If video display comes on go to 9, if not go to 5.
  - 5. Check power switch. If okay go to 6, if bad replace.
  - Check for AC power at input to power supply. If okay go to
     f bad replace or repair AC wiring harness.
  - 7. Check power supply for correct output voltages. (Refer to Power Supply Section 5.4.) If okay go to **8**, if bad refer to Power Supply Troubleshooting 5.3.4.
  - Check for video and sync signals from Main Logic Board at J9. (Refer to CPU Board Section and Schematic.) If okay refer to CRT Display Adjustment Section 5.5.2, if bad refer to CPU Board Troubleshooting Section 5.1.17 or 5.2.17.
  - 9. Does message "The Floppy Disk Drive Is Not Ready" appear? If yes go to 15, if not go to 10.

- 10. Does message "Close the Floppy Drive Door And Try Again" appear? If yes, go to **17**, if not go to **11**.
- 11. Does message "The Floppy Disk Drive Is Not Available" appear? If yes then go to **19**, if not go to **12**.
- 12. Does message "CRC Error, Try Again Or Use Another Disk" appear? If yes then go to **19**, if not go to **13**.
- 13. Does message "Seek Error, Try Again Or Use Another Disk" appear? If yes then go to **19**, if not go to **14**.
- Does any other message appear? If yes then refer to Appendix B Startup Error Messages in Introduction to Your Disk System TRS-80 Model 4P, if not then go to 5.
- Insert Write Protected Diskette with TRSDOS 6.1.1 or later into Drive 0, close door and toggle RESET Switch. Does 4P boot up to TRSDOS Logo and prompt for date? If yes then go to 18, if not then go to 16.
- 16. Does message "The Floppy Disk Drive Is Not Ready" still appear? If yes then go to 17, if not then go to 10.
- 17. Try to boot again or use another diskette. If okay go to 18. If still same message then go to 19. If another message appears, go to 9.
- This indicates that the problem area exists on the Main Logic CPU Board. Refer to Section 5.1.17 or 5.2.17 CPU Board Troubleshooting for more detailed troubleshooting procedures.
- This indicates a hardware failure of Floppy Disk interface or Floppy Disk Drive. Refer to Section 5.1.17 or 5.2.17 CPU Board Troubleshooting or Section 5.3 Mini-Disk Drive Maintenance Checks or Adjustments.

## **SECTION V**

## **4P THEORY OF OPERATION**

## **5.1 CPU THEORY OF OPERATION**

## 5.1.1 Introduction

Contained in the following paragraphs is a description of the component parts of the Model 4P CPU. It is divided into the logical operational functions of the computer. All components are located on the Main CPU board inside the case housing. Refer to Section 3 for disassembly/assembly procedures.

## 5.1.2 Reset Circuit

The Model 4P reset circuit provides the neccessary reset pulses to all circuits during power up and reset operations. R25 and C218 provide a time constant which holds the input of U121 low during power-up. This allows power to be stable to all circuits before the RESET\* and RESET signals are applied. When C218 charges to a logic high, the output of U121 triggers the input of a retriggerable one-shot multivibrator (U1). U1 outputs a pulse with an approximate width of 70 microsecs. When the reset switch is pressed on the front panel, this discharges C218 and holds the input of U121 low until the switch is released. On release of the switch, C218 again charges up, triggering U121 and U1 to reset the microcomputer.

## 5.1.3 CPU

The central processing unit (CPU) of the Model 4P microcomputer is a Z80A microprocessor. The Z80A is capable of running in either 2 MHz or 4 MHz mode. The CPU controls all functions of the microcomputer through use of its address lines (A0-A15), data lines (D0-D7), and control lines (/M1, /IOREQ, /RD, /WR, /MREQ, and /RFSH). The address lines (A0-A15) are buffered to other ICs through two 74LS244s (U68 and U26) which are enabled all the time with their enables pulled to GND. The control lines are buffered to other ICs through a 74F04 (U86). The data lines (D0-D7) are buffered through a bi-directional 74LS245 (U71) which is enabled by BUSEN\* and the direction is controlled by BUSDIR\*.

## 5.1.4 System Timing

The main timing reference of the microcomputer, with the exception of the FDC circuit, comes from a 20.2752 MHz Crystal Oscillator (Y1). This reference is divided and used for generating all necessary timing for the CPU, video circuit, and RS-232-C circuit. The output of the crystal oscillator is filtered by a ferritte bead (FB5), 470 ohm resistor (R46), and a 68 pf capacitor (C242). After being filtered, it is fed into U126, a 16R6A PAL (Programmable Array Logic), where it is divided by 2 to generate a 10.1376 MHz signal (10M) for the 64 X 16 video display. U126 divides the 20.2752 MHz by 4 to generate a 5.0688 MHz signal (RS232CLK) for the baud rate generator in the RS-232-C circuit. The CPU clock is also generated by U126 which can be either 2 or 4 MHz depending on the state of FAST input

(pin 9 of U126). If FAST is a logic low, the 20.2752 MHz is divided by 10 which generates a 2.2752 MHz signal. If FAST is a logic high, the 20.2752 MHz is divided by 5 which generates a 4.05504 MHz signal. The CPU clock (PCLK) is fed through an active pull-up circuit which generates a full 5-volt swing with fast rise and fall times required by the Z80A. U126, the 16R6A PAL, generates all symmetrical output signals and also does not allow the PCLK output to short cycle or generate a low or high pulse under 110 nanoseconds which the Z80A also requires. Refer to System Timing Fig. 5-2.

## 5.1.4.1 Video Timing

The video timing is controlled by a 10L8 PAL (U127) and a fourbit synchronous counter U128 (74LS161). These two ICs generate all the necessary timing signals for the four video modes:  $64 \times 16$ ,  $32 \times 16$ ,  $80 \times 24$ , and  $40 \times 24$ . Two reference clock signals are required for the four video modes. One reference clock, the 10.1376 MHz signal (10M), is generated by U126 and is used by the  $64 \times 16$  and  $32 \times 16$  modes. The second reference clock is a 12.672 MHz (12M) signal which is generated by a Phase Locked Loop (PLL) circuit and is used by the  $80 \times 24$ and  $40 \times 24$  modes. The PLL circuit consists of U147 (74LS93), U148 (NE564 PLL), and U149 (74LS90). The original 20.2752 MHz clock is divided by 16 through U147 which generates a 1.2672 MHz signal. The output of U147 is reduced in amplitude by the voltage divider network R27 and R28 and the output is coupled to the reference input of U148 by C227.

The PLL (NE564) is adjusted to oscillate at 12.672 MHz by the tuning capacitor C231. This 12.672 MHz clock is then divided by 10 through U149 to generate a second 1.2672 MHz signal which is fed to a second input of U148. The two 1.2672 MHz signals are compared internally to the PLL where it corrects the 12.672 MHz output so it is synchronized with the 20.2752 MHz clock.

MODSEL and 8064\* signals are used to select the desired video mode. 8064\* controls which reference clock is used by U127 and MODSEL controls the single or double character width mode. Refer to the following chart for selecting each video mode.

8064*	MODSEL	Video Mode
· 0	0	64 x 16
0	1	32 x 16
1	0	80 x 24
1	1	40 x 24

\*This is the state to be written to latch U89. Signal is inverted before being input to U127.



Figure 5-1. Model 4P Functional Block Diagram



Figure 5-2. System Timing

DCLK, the reference clock selected, is output from U127. DCLK is fed back into U127 for internal timing reference and is also fed to the clock input of U128 (74LS161). U128 is configured to preload with a count of 9 each time it reaches a count of 0. This generates a signal output of TC (128 pin 15) that occurs at the start of every character time of video output. TC is used to generate LOADS\* (Load Shift Register). QA and QC of U128 are used to generate SHIFT\*, XADR7\*, CRTCLK and LOAD\* for proper timing for the four video modes. QA, QB, and QC which are referred to as H, I, and J are fed to the Graphics Port J7 for reference timings of Hires graphics video. Refer to Video Timing, Figs. 5-3 and 5-4 for timing reference.

### 5.1.5 Address Decode

The Address Decode section will be divided into two subsections: Memory Map decoding and Port Map decoding.

#### 5.1.5.1 Memory Map Decoding

Memory Map Decoding is accomplished by a 16L8 PAL (U109). Four memory map modes are available which are compatible with the Model III and Model 4 microcomputers. A second 16L8 PAL (U110) is used in conjunction with U109 for the memory map control which also controls page mapping of the 32K RAM pages. Refer to Memory Maps below.

### 5.1.5.2 Port Map Decoding

Port Map Decoding is accomplished by three 74LS138s (U87, U88, and U107). These ICs decode the low order address (A0-A7) from the CPU and decode the port being selected. The IN\* signal from U108 enables U87 which allows the CPU to read from a selected port and the OUT\* signal, also from U108, enables U88 which allows the CPU to write to the selected port. U107 only decodes the address and the IN\* and OUT\* signals are ANDed with the generated signals.

#### 5.1.6 ROM

The Model 4P contains only a 4K x 8 Boot ROM (U70). This ROM is used only to boot up a Disk Operating System into the RAM memory. If Model III operation or DOS is required, then the RAM from location 0000-37FFH must be loaded with an image of the Model III or 4 ROM code and then executed. A system program called MODEL A/III is supplied with the Model 4P to provide the ROM image for proper Model III operation. On power-up, the Boot ROM is selected and mapped into location 0000-0FFFH. If the Boot ROM is not required after boot up, the Boot ROM must be mapped out by OUTing to port 9CH with D0 set or by selecting Memory Map modes 2 or 3. In Mode 1 the RAM is write enabled for the full 14K. This allows the RAM area mapped where Boot ROM is located to be written to while executing out of the Boot ROM. Refer to Memory Maps. The Model 4P Boot ROM contains all the code necessary to initialize hardware, detect options selected from the keyboard, read a sector from a hard disk or floppy, and load a copy of the Model III ROM-Image (as mentioned) into the lower 14K of RAM.

The firmware is divided into the following routines:

- \* Hardware Initialization
- \* Keyboard Scanner
- \* Control
- \* Floppy and Hard Disk Driver
- Disk Directory Searcher
- \* File Loader
- \* Error Handler and Displayer
- RS-232 Boot
- \* Diagnostic Package

#### Theory of Operation

This section describes the operation of various routines in the ROM. Normally, the ROM is not addressable by normal use. However, there are several routines that are available through fixed calling locations and these may be used by operating systems that are booting.

On a power-up or RESET condition, the Z80's program counter *is set to address 0 and the boot ROM is switched-in. The mem-*ory map of the system is set to Mode 0. (See Memory Map for details.) This will cause the Z80 to fetch instructions from the boot ROM.

The Initialization section of the Boot ROM now performs these functions:

- 1. Disables maskable and non-maskable interrupts
- 2. Interrupt mode 1 is selected
- 3. Programs the CRT Controller
- 4. Initializes the boot ROM control areas in RAM.
- 5. Sets up a stack pointer
- 6. Issues a Force Interrupt to the Floppy Disk Controller to abort any current activity
- 7. Sets the system clock to 4mhz
- 8. Sets the screen to 64 x 16
- 9. Disables reverse video and the alternate character sets
- 10. Tests for < . > key being pressed\*
- 11. Clears all 2K of video memory
- \* This is a special test. If the <. > is being pressed, then control is transferred to the diagnostic package in the ROM. All other keys are scanned via the Keyboard Scanner.



64 x 16 Mode 80 x 24 Mode



Figure 5-4. Video Timing 32 x 16 Mode 40 x 24 Mode

The Keyboard scanner is now called. It scans the keyboard for a set period of time and returns several parameters based on which, if any, keys were pressed.

The keyboard scanner checks for several different groups of keys. These are shown below:

Function Group	Selection Group	
<f1></f1>	А	
<f2></f2>	В	
<f3></f3>	С	
<1>	D	
<2>	E	
<3>	F	
<left-shift></left-shift>	G	
<right-shift></right-shift>		
<ctrl></ctrl>		
<caps></caps>		
Special Keys	Misc Keys	
< <b>P</b> >	<enter></enter>	
<l></l>	<break></break>	
<n></n>		

When any key in the Function Group is pressed, it is recorded in RAM and will be used by the Control routine in directing the action of the boot. If more than one of these keys are pressed during the keyboard scan, the last one detected will be the one that is used. The Function group keys are currently defined as:

<f1> or &lt;1&gt;</f1>	Will cause hard disk boot
<f2> or &lt;2&gt;</f2>	Will cause floppy disk boot
<f3> or &lt;3&gt;</f3>	Will force Model III mode
<left-shift></left-shift>	Reserved for future use
<right-shift></right-shift>	Boot from RS-232 port
<ctrl></ctrl>	Reserved for future use
<caps></caps>	Reserved for future use

The Special keys are commands to the Control routine which direct handling of the Model III ROM-image. Each key is detected individually.

<P>When loading the Model III ROM-image, the user will be prompted when the disks can be switched or when ROM BASIC can be entered by pressing <Break>. Instructs the Control routine to load the Model III ROM-image, even if it is already loaded. This is useful if the ROM-image has been corrupted or when switching ROM-images. (Note that this will not cause the ROMimage to be loaded if the boot sector check indicates that the Model III ROM image is not needed. Press <F3> or <F3>and <L> to accomplish that.

The Selection group keys are used in determining which file will be read from disk when the ROM-image is loaded. For details of this operation, see the Disk Directory Searcher. If more than one of the Selection group keys are pressed, the last one detected will be the one that is used.

The Miscellaneous keys are:

<Break> Pressing this key is simply recorded by setting location 405BH non-zero. It is up to an operating system to use this flag if desired. <Enter> Terminates the Keyboard routine. Any other keys pressed up to that time will be acted upon. <Enter> is useful for experienced users who do not want to wait until the keyboard timer expires.

The Control section now takes over and follows the following flowchart.

29

<L>









.





#### Notes:

(1) If the boot sector was not 256 bytes in length, then it is assumed to be a Model III package, and the ROM-image will be needed. If the sector is 256 bytes in length, then the sector is scanned for the sequence CDxx00H. The CD is the first byte of a Z80 unconditional subroutine call. The next byte can have any value. The third byte is tested against a zero. What this check does is test for any references to the first 256 bytes of memory. All Radio Shack Model III operating systems, and many other packages all reference the ROM at some point during the boot sector. Most boot sectors will display a message if the system cannot be loaded. To save space, these routines use the Model III ROM calls to display the message. Several ROM calls have their entry points in the first 256 bytes of memory, and these references are detected by the boot ROM.

Packages that do not reference the Model III ROM in the boot sector can still cause the Model III ROM image to be loaded by coding a CDxx00 somewhere in the boot sector. It does not have to be executable. At the same time, Model 4 packages must take care that there is no sequence of bytes in the boot sector that could be mis-interpreted to be a reference to the Boot ROM. An example of this would be sequence 06CD0E00, which is a LD B,0CDH and a LD C,0. If the boot sector cannot be changed, then the user must press the <F3> key each time the system is started to inform the ROM that the disk contains a Model III package which needs the Model III ROM-image.

- (2) If you are loading a Model 4 operating system, then the boot ROM will always transfer control to the first byte of the boot sector, which is at 4300H. If you are loading a Model III operating system or about to use Model III ROM BASIC, then the transfer address is 3015H. This is the address of a jump vector in the "C" ROM of the Model III ROM image, and this will cause the system to behave exactly like a Model III. If the ROM-image file that is loaded has a different transfer address, then that address will be used when loading is complete. If the image is already present, it will use 3015H.
- (3) Two different tests are done to insure that the Model III ROM image is present. The first test is to check ever third location starting at 3000H for a C3H. This is done for 10 locations. If any of these locations does not contain a C3H, then the ROM image is considered to be "not present". The next test is to check two bytes at location 000BH. If these addresses contain E9E1H, then the ROM image is considered to be "present".
- (4) See Disk Director Searcher for more information.
- (5) See File Loader for more information.
- (6) The RS-232 loader is described under RS-232 Boot.

#### **Disk Directory Searcher**

When the Model III ROM image is to be loaded, it is always read from the floppy in drive 0.

Before the operation begins, some checks are made. First, the boot sector is read in from the floppy and the first byte is checked to make sure it is either a 00H or a FEH. If the byte contains some other value, no attempt will be made to read the ROM image from that disk. The location of the directory cylinder is then taken from the boot sector and the type of disk is determined. This is done by examining the Data Address Mark that

was picked up by the Floppy Disk Controller (FDC) during the read of the sector. If the DAM equals 1, the disk is a TRSDOS 1.x style disk. If the DAM equals 0, then the disk is a LDOS 5.1/TRSDOS 6 style disk. This is important since TRSDOS 1.x disks number sectors starting with 1 and LDOS style disks number sectors starting with 0.

Once the disk type has been determined, an extra test is made if the disk is a LDOS style disk. This test reads the Granule Allocation Table (GAT) to determine if the disk is single sided or double sided.

The directory is then read one record at a time and a compare is made against the pattern 'MODEL% ' for the filename and 'III' for the extension. The '%' means that any character will match this position. If the user pressed one of the selection keys (A-G) during the keyboard scan, then that character is substituted in place of the '%' character. For example, if you pressed 'D', then the search would be for the file 'MODELD ', with the extension 'III'. The searching algorithm searches until it finds the entry or it reaches the end of the directory.

Once the entry has been found, the extent information for that file is copied into a control block for later use.

#### File Loader

The file loader is actually two modules — the actual loader and a set of routines to fetch bytes from the file on disk. The loader is invoked via a RST 28H. The byte fetcher is called by the loader using RST 20H. Since restart vectors can be re-directed, the same loader is used by the RS-232 boot. The difference is that the RST 20H is redirected to point to the RS-232 data receiving routine. The loader reads standard loader records and acts upon two types:

01 Data Load

1 byte with length of block, including address

- 1 word with address to load the data
- n bytes of data, where n + 2 equals the length specified
- 02 Transfer Address
  - 1 byte with the value of 02
  - 1 word with the address to start execution at.

Any other loader code is treated as a comment block and is ignored. Once an 02 record has been found, the loader stops reading, even if there is additional data, so be sure to place the 02 record at the end of the file.

#### Floppy and Hard Disk Driver

The disk drivers are entered via RST 8H and will read a sector anywhere on a floppy disk and anywhere on head 1 (top-head) in a hard disk drive. Either 256 or 512 byte sectors are readable by these routines and they make the determination of the sector size. The hard disk driver is compatible with both the WD1000 and the WD1010 controllers. The floppy disk driver is written for the WD1793 controller.

#### Serial Loader

Invoking the serial loader is similar to forcing a boot from hard disk or floppy. In this case the right shift key must be pressed at some time during the first three seconds after reset. The program does not care if the key is pressed forever, making it convenient to connect pins 8 and 10 of the keyboard connector with a shorting plug for bench testing of boards. This assumes that the object program being loaded does not care about the key closure.

Upon entry, the program first asserts DTR (J4 pin 20) and RTS (J4 pin 4) true. Next, "Not Ready" is printed on the topmost line of the video display. Modem status line CD (J4 pin 8) is then sampled. The program loops until it finds CD asserted true. At that time the message "Ready" is displayed. Then the program sets about determining the baud rate from the host computer.

To determine the baud rate, the program compares data received by the UART to a test byte equal to '55' hex. The receive is first set to 19200 baud. If ten bytes are received which are not equal to the test byte, the baud rate is reduced. This sequence is repeated until a valid test byte is received. If ten failures occur at 50 baud, the entire process begins again at 19200 baud. If a valid test byte is received, the program waits for ten more to arrive before concluding that it has determined the correct baud rate. If at this time an improper byte is received or a receiver error (overrun, framing, or parity) is intercepted, the task begins again at 19200 baud.

In order to get to this point, the host or the modem must assert CD true. The host must transmit a sequence of test bytes equal to '55' hex with 8 data bits, odd parity, and 1 or 2 stop bits. The test bytes should be separated by approximately 0.1 second to avoid overrun errors.

When the program has determined the baud rate, the message:

"Found Baud Rate x"

is displayed on the screen, where "x" is a letter from A to P, meaning:

A - 50 baud	E = 150	l = 1800	M = 4800
B = 75	F = 300	J = 2000	N = 7200
C = 110	G = 600	K = 2400	O = 9600
D = 134.5	H = 1200	L = 3600	P = 19200

The same message less the character signifying the baud rate is transmitted to the host, with the same baud rate and protocol. This message is the signal to the host to stop transmitting test bytes.

After the program has transmitted the baud rate message, it reads from the UART data register in order to clear any overrun error that may have occurred due to the test bytes coming in during the transmission of the message. This is because the receiver must be made ready to receive a sync byte signalling the beginning of the command file. For this reason, it is important that the host wait until the entire baud rate message (16 characters) is received before transmitting the sync byte, which is equal to 'FF' hex.

When the loader receives the sync byte, the message:

#### "Loading"

is displayed on the screen. Again, the same message is transmitted to the host, and, again, the host must wait for the entire transmission before starting into the command file.

If the receiver should intercept a receive error while waiting for the sync byte, the entire operation up to this point is aborted. The video display is cleared and the message:

"Error, x"

 is displayed near the bottom of the screen, where "x" is a letter from B to H, meaning:

- B = parity error
- C = framing error
- D = parity & framing errors
- E = overrun error
- F = parity & overrun errors
- G = framing & overrun errors
- H = parity & framing & overrun errors

The message:

"Error"

is then transmitted to the host. The entire process is then repeated from the "Not Ready" message. A six second delay is inserted before reinitialization. This is longer than the time required to transmit five bytes at 50 baud, so there is no need to be extra careful here.

If the sync byte is received without error, then the "Loading" message is transmitted and the program is ready to receive the command file. After receiving the "Loading" message the host can transmit the file without nulls or delays between bytes.

(Since the file represents Z80 machine code and all 256 combinations are meaningful, it would be disastrous to transmit nulls or other ASCII control codes as fillers, acknowledgement, or start-stop bytes. The only control codes needed are the standard command file control bytes.)

Data can be transmitted to the loader at 19200 baud with no delays inserted. Two stop bits are recommended at high baud rates.

See the File Loader description for more information on file loading.

If a receive error should occur during file loading, the abort procedure described above will take place, so when attempting remote control, it is wise to monitor the host receiver during transmission of the file. When the host is near the object board, as is the case in the factory application, or when more than one board is being loaded, it may be advantageous or even necessary to ignore the transmitted responses of the object board(s) and to manually pace the test byte, sync byte, and command file phases of the transmission process, using the video display for handshaking.

#### System Programmers Information

The Model 4P Boot ROM uses two areas of RAM while it is running. These are 4000H to 40FFH and 4300H to 43FFH. (For 512 byte boot sectors, the second area is 4300H to 44FFH.) If the Model III ROM Image is loaded, additional areas are used. See the technical reference manual for the system you are using for a list of these areas.

Operating systems that want to support a software restart by reexecuting the contents of the boot ROM can accomplish this in one of two ways. If the operating system relies on the Model III ROM-Image, then jump to location 0 as you have in the past. If the operating system is a Model 4 mode package, a simple way is to code the following instructions in your assembly and load them before you want to reset:

Absolute Location	Instruct	ion
0000	DI	
0001	LD	<b>A</b> ,1
0003	OUT	(9CH),A

These instructions cause the boot ROM to become addressable. After executing the OUT instruction, the next instruction executed will be one in the boot ROM. (These instructions also exist in the Model III ROM image at location 0.) The boot ROM has been written so that the first instruction is at address 0005. The hardware must be in memory mode 0 or else the boot ROM will not be switched in. This operation can be done with an OUT instruction and then a RST 0 can be executed to have the ROM switched in.

Restarts can be redirected at any time while the ROM is switched in. All restarts jump to fixed locations in RAM and these areas may be changed to point to the routine that is to be executed.

Restart	RAM Location	Default Use
0	none	Cold Start/Boot
8	4000H	Disk I/O Request
10	4003H	Display string
18	4006H	Display block
20	4009H	Byte Fetch (Called by Loader)
28	400CH	File Loader
30	400FH	Keyboard scanner
38	4012H	Reserved for future use
66	4015H	NMI (Floppy I/O Command Complete)

The above routines have fixed entry parameters. These are described here.

Seek Error

Lost Data

ID Not Found

9 11

12

#### **Disk I/O Request (RST 8H)**

#### null +4 Pointer to text, terminated with Accepts null 1 for floppy, 2 for hard disk А в Command +n Initialize 1 Restore 4 + n Seek 6 or Read 12 (All reads have an implied seek) С Sector number to read DE instead of from the control vector. The contents of the location disktype (405CH) are added to this value before an actual read. If the disk is a two sided floppy, just add 18 to the sector number. Cylinder number. (Only E is used in DE floppy operations) F HL Address where data from a read operation is to be stored. S Returns Byte Fetch (RST 20H) Ζ Success, Operation Completed NZ Error, Error code in A Accepts None Returns Error Codes Success, byte in A Ζ Hard Disk drive is not ready 3 NZ Failure, error code in A Floppy disk drive is not ready 4 5 Hard Disk drive is not available Ε 6 Floppy disk drive is not available Drive Not Ready and no Index (Disk in 7 drive, door open) CRC Error 8

## **Display String (RST 10H)**

Accepts	
HL	Pointer to text to be displayed.
	Text must be terminated with a null (0).
DE	Offset position on screen where text is to
	be displayed.
	(A 0000H will be the upper left-hand cor-
	ner of the display.)
Returns	
Success Always	
Α	Altered
DE	Points to next position on video
HL	Points to the null (0).

### **Display Block (RST 18H)**

+0

+2

Accepts

HL

word FFFFH End of control vector Next word is word FFFEH new Screen Offset If Z flag is set on entry, then the first screen offset is read from

Points to control vector in the format:

Pointer to text, terminated with

Screen Offset

Each string is positioned after the previous string, unless a FFFEH entry is found. This is used heavily in the ROM to reduce duplication of words in error messages.

Returns	
Success Always	
DE	Points to next position on video

Errors	
	Any errors from the disk I/O call and:
2	ROM Image can't be loaded — Too many
	extents
10	ROM Image can't be loaded — Disk drive
	is not ready

#### File Loader (RST 28H)

Accepts None

Returns Z NZ	Success Failure, error code in A
Errors	
	Any errors from the disk I/O call of the byte fetch call and:
0	The ROM image was not found on drive 0

There are several pieces of information left in memory by the boot ROM which are useful to system programmers. These are shown below:

RAM Location 401DH	Description ROM Image Selecter selected or A-G)	d (% for none
4055H	Boot type	
	1 = Floppy	
	2 = Hard disk	
	3 = ARCNET	
	4 = RS-232C	
105014	$5 \cdot 7 = \text{Reserved}$	050 04 510
4056H	Boot Sector Size (1 for 256, 2 for 512)	
4057H	RS-232 Baud Rate (only valid on RS-	
40501	232 boot)	J
4059H	Function Key Selected	
	0 = No function key	
	<f1> or &lt;1&gt; .</f1>	
		87
		88
	<caps></caps>	85
	<ctrl></ctrl>	84
	<left-shift></left-shift>	82
	<right-shift></right-shift>	83
	Reserved	80-81 and 89-90
405BH	Break Key Indication	(non-zero if
	<break> pressed)</break>	
405CH	Disk type	(0 for LDOS/ TRSDOS 6,1 for TRSDOS 1.x)

Keep in mind that Model III ROM image will initialize these areas, so this information is useful only to the Model 4 mode programmer.

#### 5.1.7 RAM

Two configurations of Random Access Memory (RAM) are available on the Model 4P: 64K and 128K. The 64K and 128K option use the 6665-type 64K x 1 200NS Dynamic RAM, which requires only a single + 5v supply voltage.

The DRAMs require multiplexed incoming address lines. This is accomplished by ICs U111 and U112 which are 74LS157 multiplexers. Data to and from the DRAMs are buffered by a 74LS245 (U117) which is controlled by Page Map PAL, U110. The proper timing signals RAS0\*, RAS1\*, MUX\*, and CAS\* are generated by a delay line circuit U97. U115 (1/2 of a 74S112) and U116 (1/4 of a 74F08) are used the generate a precharge circuit. During M1 cycles of the Z80A in 4 MHz mode, the high time in MREQ has a minimum time of 110 nanosecs. The specification of 6665 DRAM requires a minimum of 120 nanosecs so this circuit will shorten the MREQ signal during the M1 cycle. The resulting signal PMREQ is used to start a RAM memory cycle through U113 (a 74S64). Each different cycle is controlled at U113 to maintain a fast M1 cycle so no wait states are required. The output of U113 (PRAS\*) is ANDed with RFSH to not allow MUX\* and CAS\* to be generated during a REFRESH cycle. PRAS\* also generates either RAS0\* or RAS1\*, depending on which bank of RAM the CPU is selecting. GCAS\* generated by the delay line U97 is latched by U115 (1/2 of a 74S112) and held to the end of the memory cycle. The output of U115 is ANDed with VIDEO signal to disable the CAS\* signal from occurring if the cycle is a video memory access. Refer to M1 Cycle Timing (Figure 5-8. and 5-9.), Memory Read and Memory Write Cycle Timing (Figure 5-10.) and (Figure 5-11.).



Figure 5-5. Memory



Figure 5-6. Memory



----

Figure 5-7. Memory


. –



Changing State Unknown

Output

High mpedance

Figure 5-8. M1 Cycle Timing (2MHZ) 100ns/dir.



Figure 5-9. M1 Cycle Timing (4MHZ) 50ns/dir.



\_

---

Figure 5-10. Memory Read Cycle Timing



Figure 5-11. Memory Write Cycle Timing

		Memory Map — Model 4P		Mode 1	SEL0 = 1 = +5V $SEL1 = 0 = 0V$	
	Mode 0	SEL0 = 0 = 0V			ROM = 0 = +5V	
	Mode c	SEL1 = 0 = 0V		0000 — 37FF	RAM	14K
		ROM = 1 = 0V		3800 — 38FF	Keyboard	14K 1K
				3C00 - 3FFF	Video	1K
	0000 — 0FFF	Boot ROM	4K	4000 FFFF	RAM	48K
	1000 — 37FF	RAM (Read Only)	10K			
	37E8 — 37E9	Printer Status (Read Only)	2			
	3800 — 3BFF	Keyboard	1 <b>K</b>	Mode 2	SEL0 = 0 = 0V	
	3C00 — 3FFF	Video	1K		SEL1 = 1 = +5V	
	4000 — FFFF	RAM	48K		ROM = X = Don't Care	
				0000 F3FF	RAM	61K
	Mode 0	SEL0 = 0 = 0V		F400 — F7FF	Keyboard	1K
		SEL1 = 0 = 0V $ROM = 0 = +5V$		F800 — FFFF	Video	2K
	0000 — 37FF	RAM (Read Only)	14K	Mode 3	SEL0 = 1 = +5V	
	37E8 — 37E9	Printer Status (Read Only)	2		SEL1 = 1 = +5V	
	3800 — 3BFF	Keyboard	1K		ROM = X = Don't Care	
	3C00 3FFF	Video	1K			
	4000 — FFFF	RAM	48K	0000 — FFFF	RAM	64K
	Mode 1	SEL0 = 1 = +5V				
		SEL1 = 0 = 0V				
<del>-</del>		ROM = 1 = 0V				
	0000 — 0FFF	Boot ROM	4K			
	0000 — 0FFF	RAM (Write Only)	4K			
	1000 — 37FF	RAM	10K			
	3800 — 3BFF	Keyboard	1K			
	3C00 — 3FFF	Video	1 <b>K</b>			
	4000 — FFFF	RAM	48K			

# I/O Port Assignment

-

	Normally		
Port #	Used	Out	In
FC — FF	FF	CASSOUT *	MODIN*
F8 — FB	F8	LPOUT *	LPIN*
F4 — F7	F4	DRVSEL *	(RESERVED)
F0 — F3	—	DISKOUT *	DISKIN *
F0	F0	FDC COMMAND REG.	FDC STATUS REG.
F1	F1	FDC TRACK REG.	FDC TRACK REG.
F2	F2	FDC SECTOR REG.	FDC SECTOR REG.
F3	F3	FDC DATA REG.	FDC DATA REG.
EC — EF	EC	MODOUT *	RTCIN *
E8 — EB	—	RS232OUT *	R\$232IN *
E8	E8	UART MASTER RESET	MODEM STATUS
E9	E9	BAUD RATE GEN. REG.	(RESERVED)
EA	EA	UART CONTROL AND	UART STATUS REG.
		MODEM CONTROL REG.	
EB	EB	UART TRANSMIT	UART HOLDING REG.
		HOLDING REG.	(RESET D.R.)
E4 — E7	E4	WR NMI MASK REG. *	RD NMI STATUS *
E0 E3	E0	WR INT MASK REG. *	RD INT MASK REG. *
A0 — DF	_	(RESERVED)	(RESERVED)
9C — 9F	9C	BOOT *	(RESERVED)
94 — 9B	-	(RESERVED)	(RESERVED)
90 — 93	90	SEN *	(RESERVED)
8C 8F	-	GSEL0 *	GSEL0 *
88 — 8B	_	CRTCCS *	(RESERVED)
88, 8A	88	CRCT ADD. REG.	(RESERVED)
89, 8B	89	CRCT DATA REG.	(RESERVED)
84 — 87	84	OPREG *	(RESERVED)
80 — 83	-	GSEL1 *	GSEL1 *

I/O Port Desci	ription	Name:		
	-	Port Add		
Name:	CASSOUT *	Access:		READ ONLY
Port Address:		Description	on: I	nput line printer status
Access:	WRITE ONLY			
Description:	Output data to cassette or for sound	D0 D3	⇒ (F	RESERVED)
	generation			
		D4	= F4	AULT
Note: The M	fodel 4P does not support cassette storage,		1	= TRUE
this po	ort is only used to generate sound that was to		0	= FALSE
	tput via cassette port. The Model 4P sends			
	o onboard sound circuit.	D5	= UI	NIT SELECT
			1	- TRUE
D0 =	Cassette output level (sound data output)			- FALSE
			-	
D1 =	Reserved	D6	= 0	JTPAPER
		20		= TRUE
D2 — D7 =	Undefined			- FALSE
02 07			Ŭ	TALOE
		D7	= BL	197
Name:	MODIN * (CASSIN *)			= TRUE
Port Address:				= FALSE
Access:	READ ONLY		0	= FALSE
Description:	Configuration Status			
D0 = (	0	Name:		
D0 = 0	U	Port Addr		
<b>D</b> 4		Access:		VRITE ONLY
D1 = 0	CASSMOTORON STATUS	Descriptio	on: C	Dutput FDC Configuration
D2 = 1	MODSEL STATUS	Note: C	Output to	o this port will <b>ALWAYS</b> cause a 1-2 mscc.
D2 = 1	MODSEL STATUS			o this port will <b>ALWAYS</b> cause a 1-2 mscc. cond) wait to the Z80.
	MODSEL STATUS ENALTSET STATUS			
			Microse	
D3 = I		()	Microse	cond) wait to the Z80.
D3 = I	ENALTSET STATUS	()	Microse = DF	cond) wait to the Z80.
D3 = 1 D4 = 1	ENALTSET STATUS	(N D0	Microse = DF	econd) wait to the Z80. RIVE SELECT 0
D3 = 1 D4 = 1	ENALTSET STATUS	(N D0	Microse = DF = DF	econd) wait to the Z80. RIVE SELECT 0
D3 = 1 D4 = 1 D5 = 0	ENALTSET STATUS	(M D0 D1	Microse = DF = DF	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1
D3 = 1 D4 = 1 D5 = 0	ENALTSET STATUS ENEXTIO STATUS (NOT USED)	(M D0 D1	Microse = DF = DF = (RI	econd) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED)
D3 = 1 D4 = 1 D5 = 0	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS	(M D0 D1 D2	Microse = DF = DF = (RI	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1
$   \begin{array}{ccccccccccccccccccccccccccccccccccc$	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS	(M D0 D1 D2	Microse = DF = DF = (RI	econd) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED)
$   \begin{array}{ccccccccccccccccccccccccccccccccccc$	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS	(M D0 D1 D2 D3	Microse = DF = DF = (RI = (RI = SD	econd) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED)
$   \begin{array}{ccccccccccccccccccccccccccccccccccc$	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS	(M D0 D1 D2 D3	Microse = DF = DF = (RI = (RI = SC 0 =	econd) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED)
D3 = 1 $D4 = 6$ $D5 = 0$ $D6 = 6$ $D7 = 0$ Name:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS	(M D0 D1 D2 D3	Microse = DF = DF = (RI = (RI = SC 0 =	econd) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) DSEL = SIDE 0
$   \begin{array}{ccccccccccccccccccccccccccccccccccc$	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB	(M D0 D1 D2 D3 D4	Microse	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) DSEL = SIDE 0 = SIDE 1
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY	(M D0 D1 D2 D3	Microse DF (RI (RI (RI (RI 	econd) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) SEL = SIDE 0 = SIDE 1
D3 = 1 D4 = 6 D5 = ( D6 = 7 D7 = 0 Name: Port Address:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB	(M D0 D1 D2 D3 D4	Microse DF DF (RI (	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) SEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY Output data to line printer	(M D0 D1 D2 D3 D4	Microse DF DF (RI (	econd) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) SEL = SIDE 0 = SIDE 1
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY	(M D0 D1 D2 D3 D4 D5	Microse = DF = DF = (RI = (RI = SD 0 = 1 = 1 = 1 =	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) DSEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation = Write Precompensation enabled
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY Output data to line printer	(M D0 D1 D2 D3 D4	Microse = DF = DF = (RI = (RI = (RI = SC 0 = 1 = 1 = = WS	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) SEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation = Write Precompensation enabled SGEN
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY Output data to line printer	(M D0 D1 D2 D3 D4 D5	Microse = DF = DF = (Ri = (Ri = SC 0 = 1 = 0 = 1 = 1 = = PR 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) DSEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation = Write Precompensation enabled SGEN = No wait state generated
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY Output data to line printer	(M D0 D1 D2 D3 D4 D5	Microse = DF = DF = (Ri = (Ri = SC 0 = 1 = 0 = 1 = 1 = = PR 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) SEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation = Write Precompensation enabled SGEN
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY Output data to line printer	(M D0 D1 D2 D3 D4 D5 D6	Microse DF DF (RI (	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) PSEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation = Write Precompensation enabled SGEN = No wait state generated = wait state generated
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY Output data to line printer	(M D0 D1 D2 D3 D4 D5 D6	Microse = DF = DF = (RI = (RI = SE 0 = 1 = 0 = 1 = = WS 0 = 1 = 1 = = MS 0 = 1 = 1 =	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) SEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation = Write Precompensation enabled SGEN = No wait state generated = wait state generated = wait state generated = state is to sync Z80 with FDC chip during
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY Output data to line printer	(M D0 D1 D2 D3 D4 D5 D6	Microse DF DF (RI (	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) SEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation = Write Precompensation enabled SGEN = No wait state generated = wait state generated = wait state generated = state is to sync Z80 with FDC chip during
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY Output data to line printer	(M D0 D1 D2 D3 D4 D5 D6 Note: Tr	Microse = DF = DF = OF = (RI = (RI = SC 0 = 1 = 0 = 1 = = WS 0 = 1 = 1 = His wait DC ope	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) DSEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation = Write Precompensation enabled SGEN = No wait state generated = wait state generated = wait state generated = state is to sync Z80 with FDC chip during ration.
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY Output data to line printer	(M D0 D1 D2 D3 D4 D5 D6	Microse = DF = DF = (Ri = (Ri = (Ri = SC 0 = 1 = 0 = 1 = = WS 0 = 1 = 1 = bis wait DC ope = DD	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) SEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation = Write Precompensation enabled SGEN = No wait state generated = wait state generated
D3       =         D4       =         D5       =         D6       =         D7       =         Name:       Port Address:         Access:       Description:	ENALTSET STATUS ENEXTIO STATUS (NOT USED) FAST STATUS ) LPOUT * F8 — FB WRITE ONLY Output data to line printer	(M D0 D1 D2 D3 D4 D5 D6 Note: Tr	Microse = DF = DF = (Ri = (Ri = (Ri = SC 0 = 1 = 0 = 1 = = WS 0 = 1 = NS 0 = 1 = = US 0 = 1 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0	acond) wait to the Z80. RIVE SELECT 0 RIVE SELECT 1 ESERVED) ESERVED) DSEL = SIDE 0 = SIDE 1 ECOMPEN = No write precompensation = Write Precompensation enabled SGEN = No wait state generated = wait state generated = wait state generated = state is to sync Z80 with FDC chip during ration.

---.

.--

Name: Port Address: Access: Description:	WRITE ONLY		ENEXTIO 0 = External IO Bus disabled 1 = External IO Bus enabled
Port F0 = FDC	Command Register	D5 =	(RESERVED)
	Track Register	D6 =	<ul> <li>FAST</li> <li>0 = 2 MHZ Mode</li> <li>1 = 4 MHZ Mode</li> </ul>
Port F2 = FDC	Sector Register	D7 =	- (RESERVED)
Port F3 = FDC	Data Register	5,	(
(Refer to FDC I	Manual for Bit Assignments)	Name: Port Address Access:	RTCIN * s: EC — EF READ ONLY
Name:			Clear Real Time Clock Interrupt
Port Address: Access: Description:	READ ONLY	D0 — D7 ==	= DON'T CARE
Port F0 = FDC	Status Register	Name: Port Address	RS232OUT * s: E8 EB
Port F1 = FDC	Track Register	Access: Description:	WRITE ONLY UART Control, Data Control, Modem Control,
Port $F2 = FDC$	Sector Register	Decemption	BRG Control
Port F3 = FDC	Data Register	Port E8 = UA	ART Master Reset
(Refer to FDC	Manual for Bit Assignment)	Port E9 = BA	UD Rate Gen. Register
		Port EA = UA	ART Control Register (Modem Control Reg.)
Name: Port Address:		Port EB = UA	ART Transmit Holding Reg.
Access: Description:	WRITE ONLY Output to Configuration Latch	(Refer to Moc	del III or 4 Manual for Bit Assignments)
	(RESERVED) CASSMOTORON (Sound enable) 0 = Cassette Motor Off (Sound enabled) 1 = Cassette Motor On (Sound disabled)	Name: Port Addres: Access: Description:	READ ONLY
D2 =	MODSEL 0 = 64 or 80 character mode	Port E8 = M0	DDEM STATUS
	1 = 32  or  40  character mode	Port E9 = (R	ESERVED)
D3 =	ENALTSET	Port EA = UA	ART Status Register
	<ul><li>0 = Alternate character set disabled</li><li>1 = Alternate character set enabled</li></ul>	Port EB = UA	ART Receive Holding Register (Resets DR)
		(Refer to Mod	del III or 4 Manual for Bit Assignments)

Name: Port Address: Access: Description:	WRITE ONLY	D5 D6	<ul> <li>= ENRECINT</li> <li>0 = RS232 Rec. Data Reg. full int. disabled</li> <li>1 = RS232 Rec. Data Reg. full int. enabled</li> <li>= ENERRORINT</li> </ul>
	(RESERVED) ENMOTOROFFINT		0 = RS232 UART Error interrupts disabled 1 = RS232 UART Error interrupts enabled
	0 = Disables Motoroff NMI 1 = Enables Motoroff NMI	D7	= (RESERVED)
	ENINTRQ 0 - Disables INTRQ NMI 1 - Enables INTRQ NMI	Name: Port Addre: Access: Descriptior	RDINTSTATUS * ss: E0 E3 READ ONLY 1: Input INT Status
Name: Port Address:	RDNMISTATUS * E4 E7	D0 — D1	= (RESERVED)
Access: Description:	READ ONLY Input NMI Status	D2	= RTC INT
D0 = 0	0	D3	
D2 - D4 = (	(RESERVED)	D4	
	RESET (not needed) 0 = Reset Asserted (Problem) 1 = Reset Negated	D5 D6	= RS232 REC INT = RS232 UART ERROR INT
	MOTOROFF 0 = Motoroff Asserted 1 = Motoroff Negated	D7 Name:	= (RESERVED) BOOT * ss: 9C 9F
	NTRQ 0 = INTRQ Asserted 1 = INTRQ Negated	Access: Description	WRITE ONLY
Name: Port Address:			1 = Boot ROM Enabled
Access: Description:	WRITE ONLY Output INT Latch	D1 — D7	= (RESERVED)
	RESERVED)		SEN * ss: 90 — 93
(	ENRTC D = Real time clock interrupt disabled 1 = Real time clock interrupt enabled	Access: Description	
(	ENIOBUSINT D = External IO Bus interrupt disabled 1 = External IO Bus interrupt enabled		= SOUND DATA = (RESERVED)
(	ENXMITINT D = RS232 Xmit Holding Reg. empty int. disabled 1 = RS232 Xmit Holding Reg. empty int. enabled		

Name:OPREG \*Port Address:84Access:WRITE ONLYDescription:Output to operation reg.

D0 = SEL0

D1 = SEL1

SEL1	SEL0	MODE
0	0	0
0	1	1
1	0	2
1	1	3

- D2 = 8064 0 = 64 character mode 1 = 80 character mode
- D3 = INVERSE 0 = Inverse video disabled 1 = Inverse video enabled
- D4 = SRCPAGE Points to the page to be mapped as new page 0 = U64K, L32K Page 1 = U64K, U32K Page
- D5 = ENPAGE Enables mapping of new page 0 = Page mapping disabled 1 = Page mapping enabled
- D6 = DESPAGE Points to the page where new page is to be mapped 0 = L64K, U32K Page 1 = L64K, L32K Page
- D7 = PAGE 0 = Page 0 of Video Memory
  - 1 = Page 1 of Video Memory

#### 5.1.8 Video Circuit

The heart of the video display circuit in the Model 4P is the 68045 Cathode Ray Tube Controller (CRTC), U85. The CRTC is a preprogrammed video controller that provides two screen formats: 64 by 16 and 80 by 24. The format is controlled by pin 3 of the CRTC (8064\*). The CRTC generates all of the necessary signals required for the video display. These signals are VSYNC (Vertical Sync), HSYNC (Horizontal Sync) for proper sync of the monitor, DISPEN (Display Enable) which indicates when video data should be output to the monitor, the refresh memory addresses (MA0-MA13) which addresses the video RAM, and the row addresses (RA0-RA4) which indicates which scan line row is being displayed. The CRTC also provides hardware scrolling by writing to the internal Memory Start Address Register by OUTing to Port 88H. The internal cursor control of the 68045 is not used in the Model 4P video circuit.

Since the 80 by 24 screen requires 1,920 screen memory locations, a 2K by 8 static RAM (U82) is used for the video RAM. Addressing to the video RAM (U82) is provided by the 68045 when refreshing the screen and by the CPU when updating of the data is performed. These two sets of address lines are multiplexed by three 74LS157s (U83, U84, and U104). The multiplexers are switched by CRTCLK which allows the CRTC to address the video RAM during the high state of CRTCLK and the CPU access during the low state. A10 from the CPU is controlled by PAGE\* which allows two display pages in the 64 by 16 format. When updates to the video RAM are performed by the CPU, the CPU is held in a WAIT state until the CRTC is not addressing the video RAM. This operation allows reads and writes to video RAM without causing hashing on the screen. The circuit that performs this function is a 74LS244 buffer (U103), an 8 bit transparent latch, 74LS373 (U102) and a Delay line circuit shared with Dynamic RAM timing circuit consisting of a 74LS74 (U95), 74LS32 (U94), 74LS04 (U74), 74LS00 (U96), 74LS02 (U75), and Delay Line (U97). During a CPU Read Access to the Video RAM, the address is decoded by the PAL U109 and asserts VIDEO\* low. This is inverted by U74 (1/ 6 of 74LS04) which pulls one input of U96 (1/4 of 74LS00) and in turn asserts VWAIT \* low to the CPU. RD is high at this time and is latched into U95 (1/2 of 74LS74) on the rising edge of XADR7\*. XADR7\* is inverse of CRTCLK which drives the CRTC (68045), and the address multiplexers U83, U84, and U104.

When RD is latched by U95, the Q output goes low releasing WAIT\* from the CPU. The same signal also is sent to the Delay Line (U97) through U116 (1/4 of 74F08). The Delay line delays the falling edge 240 ns for VLATCH\* which latches the read data from the video RAM at U102. The data is latched so the CRTC can refresh the next address location and prevent any hashing. MRD\* decoded by U108 and a memory read is ORed with VIDEO\* which enables the data from U102 to the data bus. The CPU then reads the data and completes the cycle. A CPU write is slightly more complex in operation. As in the RD cycle, VIDEO\* is asserted low which asserts VWAIT\* low to the CPU. WR is high at this time which is NANDed with VIDEO and synced with CRTCLK to create VRAMDIS that disables the video RAM output. On the rising edge of XADR7\*, WR is latched into U95 (1/2 of 74LS74) which releases VWAIT\* and starts cycle through the Delay Line. After 30ns DLYVWR\* (Delayed video write) is asserted low which also asserts VBUFEN\* (Video Buffer Enable) low. VBUFEN\* enabled data from the Data bus to the video RAM. Approximately 120ns later DLYVWR\* is negated high which writes the data to the video RAM and negates VBUFEN\* turning off buffer. The CPU then completes WR cycle to the video RAM. Refer to Video RAM CPU Access Timing Figure 5-12 for timing of above RD or WR cycles.

During screen refresh, CRTCLK is high allowing the CRTC to address Video RAM. The data out of the video RAM is latched by LOAD\* into a 74LS273 (U101). D7 is generated by IN-VERSE\* through U125 (1/6 of 74S04), and U123 (1/4 of 74LS08). This decoding determines if character should be alpha-numeric only (if inverse high) or unchanged (INVERSE\* low). The outputs of U101 are used as address inputs the character generator ROM (U42). A9 is decoded with ENALTSET (Enable Alternate Set) and Q7 of U101, which resets A9 to a low if Q7 and ENALTSET are high. See ENALTSET Control Table below.

ENALTSET	Q7	Q6	A9
0	0	0	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0



FIGURE 5-12. Video RAM CPU Access Timing

RA0-RA3, row addresses from the CRTC are used to control which scan line is being displayed. The Model 4P has a 4-bit full adder 74LS283 (U61) to modify the Row address. During a character display DLYGRAPHIC\* is high which applies a high to all 4 bits to be added to row address. This will result in subtracting one from Row address count and allow all characters to be displayed one scan line lower. The purpose is so inverse characters will appear within the inverse block. When a graphic block is displayed DLYGRAPHIC\* is low which causes the row address to be unmodified. Moving jumper from E14-E15 to E15-E16 will disable this circuit.

DLYCHAR\* and DLYGRAPHICS are inverse signals and control which data is to be loaded into the shift register U63. When DLYCHAR\* is low and DLYGRAPHIC\* is high, the Character Generator ROM (U42) is enabled to output data: when DLYCHAR\* is high and DLYGRAPHIC\* is low the graphics characters from U41 (74LS15) is buffered by U43 (74LS244) to the shift register. The data is loaded into the shift register on the rising edge of SHIFT\* when LOADS\* is low. Blanking is accomplished by masking off LOADS\* so no data will be loaded and zero data will be shifted out with the serial input of U63, pin 1, grounded. Serial video data is output U63 pin 13 and is mixed with inverse and/or hires graphics information by (1/4 or 74LS86) U143. The video data is then mixed with a DO7 Rate clock, either DOT\* and DCLK, to create distinct dots on the monitor. DOT\* and DCLK are inverse signals and are provided to allow a choice to obtain the best video results. The video information is filtered by F34, R45 (47 ohm resistor), and C241 (100 pf Cap) and output to video monitor. VSYNC and HSYNC are buffered by (1/2 of 74LS86) U143 and are also output to video monitor. Refer to Video Circuit Timing Figure 5-13, Video Blanking Timing Figure 5-14., and Inverse Video Timing Figure 5-1 for timing relationships of Video Circuit.

#### 5.1.9 Keyboard

The keyboard interface of the Model 4P consists of open collector drivers which drive an 8 by 8 key matrix keyboard and an inverting buffer which buffers the key or keys pressed on the data bus. The open collector drivers (U56 and U57 (7416) are driven by address lines A0-A7 which drive the column lines of the keyboard matrix. The ROW lines of the keyboard are pulled up by a 1.5 kohm resistor pack RP2. The ROW lines are buffered and inverted onto the data bus by U58 (74LS240) which is enabled when KEYBD\* is a logic low. KEYBD\* is a memory mapped decode of addresses 3800-3BFF in Model III Mode and F400-F7FF in Model 4/4P mode. Refer to the Memory Map under Address Decode for more information. During real time operation, the CPU will scan the keyboard periodically to check if any keys are pressed. If no key is pressed, the resistor pack RP2 keeps the inputs of U58 at a logic high. U58 inverts the data to a logic low and buffers it to the data bus which is read by the CPU. If a key is pressed when the CPU scans the correct column line, the key pressed will pull the corresponding row to a logic low. U58 inverts the signal to a logic high which is read by the CPU.

# 5.1.10 Real Time Clock

The Real Time Clock circuit in the Model 4P provides a 30 Hz (in the 2 MHz CPU mode) or 60 Hz (in the 4 MHz CPU mode) interrupt to the CPU. By counting the number of interrupts that have occurred, the CPU can keep track of the time. The 60 Hz vertical sync signal (VSYNC) from the video circuitry is used for the Real Time Clock's reference. In the 2 MHz mode, FAST is a logic low which sets the Preset input, pin 4 of U22 (74LS74), to a logic high. This allows the 60 Hz (VSYNC) to be divided by 2 to 30 Hz. The output of 1/2 of U22 is ORed with the original 60 Hz and then clocks another 74LS74 (1/2 of U22). If the real time clock is enabled (ENRTC at a logic high), the interrupt is latched and pulls the INT\* line low to the CPU. When the CPU recognizes the interrupt, the pulse is counted and the latch reset by pulling RTCIN\* low. In the 4 MHz mode, FAST is a logic high which keeps the first half of U22 in a preset state (the Q\* output at a logic low). The 60 Hz is used to clock the interrupts.

**NOTE:** If interrupts are disabled, the accuracy of the real time clock will suffer.

# 5.1.11 Line Printer Port

The Line Printer Port Interface consists of a pulse generator, an eight-bit latch, and a status line buffer. The status of the line printer is read by the CPU by enabling buffer U3 (74LS244). This buffer is enabled by LPRD<sup>\*</sup> which is a memory map and port map decode. In Model III mode, only the status can be read from memory location 37E8 or 37E9. The status can be read in all modes by an input from ports F8-FB. For a listing of the bit status, refer to Port Map section.

After the printer driver software determines that the printer is ready for printing (by reading the correct status), the characters to be printed are output to Port F8-FB. U2, a 74LS374 eight-bit latch, latches the character byte and outputs to the line printer. One-half of U1 (74LS123), a one-shot, is then triggered which generates an appropriate strobe signal to the printer which signifies a valid character is ready. The output of the one-shot is buffered by 1/6th of the U21 (74LS04) to prevent noise from the printer cable from flase-triggering the one-shot.



Figure 5-13. Video Circuit Timing



Figure 5-14. Video Blanking Timing



Figure 5-15. Inverse Video Timing

# 5.1.12 Graphics Port

The Graphics Port (J7) on the Model 4P is provided to attach the optional Graphics Board. The port provides D0-D7 (Data Lines), A0-A3 (Address Lines), IN\*, GEN\* and RESET\* for the necessary interface signals for the Graphics Board. GEN\* is generated by negative ORing Port selects GSEL0\* (8C-8FH) and GSELI\* (80-83H) together by (1/4 of 74LS08) U23. The resulting signal is negative ANDed with IORQ\* by (1/4 of 74S32) U62. Seven timing signals are provided to allow synchronization of Main Logic Board Video and Graphics Board Video. These timing signals are VSYNC, HSYNC, DISPEN, DCLK, H, I, and J. Three control signals from the Graphics Board are used to sync to CPU access and select different video modes. WAIT\* controls the CPU access by causing the CPU to WAIT till video is in retrace area before allowing any writes or reads to Graphics Board RAM. ENGRAF is asserted when Graphics video is displayed. ENGRAF also disables inverse video mode on Main Logic Board Video. CL166\* (Clear 74L166) is used to enable or disable mixing of Main Logic Board Video and Graphics Board Video. If CL166\* is negated high, then mixing is allowed in all for video modes 80 x 24, 40 x 24, 64 x 16, and 32 x 16. If CL166\* is asserted low, this will clear the video shift register U63, which allows no video from the Main Logic Board. In this state 8064\* is automatically asserted low to put screen in 80 x 24 video mode. Refer to Figure 5-16. Graphic Board Video Timing for timing relationships. Refer to the Model 4/4P Graphics Board Service information for service or technical information on the Graphics Board.

#### 5.1.13 Sound

The sound circuit in the Model 4P is compatible with the Sound Board which was optional in the Model 4. Sound is generated by alternately setting and clearing data bit D0 during an OUT to port 90H. The state of D0 is latched by U130 (1/2 of a 74LS74) and the output is amplified by Q2 which drives a piezoelectric sound transducer. The speed of the software loop determines the frequency, and thus, the pitch of the resulting tone. Since the Model 4P does not have a cassette circuit, some existing software that used the cassette output for sound would have been lost. The Model 4P routes the cassette latch to the sound board through U142. When the CASSMOTORON signal is a logic low, the cassette motor is off, then the cassette output is sent to the sound circuit.

#### 5.1.14 I/O Bus Port

The Model 4P Bus is designed to allow easy and convenient interfacing of I/O devices to the Model 4P. The I/O Bus supports all the signals necessary to implement a device compatible with the Z80s I/O structure.

#### Addresses:

A0 to A7 allow selection of up to 256\* input and 256 output devices if external I/O is enabled.

\*Ports 80H to 0FFH are reserved for System use.

#### Data:

DB0 to DB7 allow transfer of 8-bit data onto the processor data bus is external I/O is enabled.

Control Lines:

- M1\* Z80A signal specifying an M1 or Operation Code Fetch Cycle or with IOREQ\*, it specifies an Interrupt acknowledge.
- IN\* Z80A signal specifying than an input is in progress. Logic AND of IOREQ\* and WR\*.
- OUT\* Z80A signal specifying that an output is in progress. Logic AND of IOREQ\* and WR\*.
- IOREQ\* Z80A signal specifying that an input or output is in progress or with M1\*, it specifies an interrupt acknowledge.
- 5. RESET\* --- system reset signal.
- IOBUSINT\* input to the CPU signaling an interrupt from an I/O Bus device if I/O Bus interrupts are enabled.
- IOBUSWAIT\* input to the CPU wait line allowing I/O Bus device to force wait states on the Z80 if external I/O is enabled.
- EXTIOSEL\* input to I/O Bus Port circuit which switches the I/O Bus data bus transceiver and allows and INPUT instruction to read I/O Bus data.

The address line, data line, and all control lines except RESET\* are enabled only when the ENEXIO bit in port EC is set to one.

To enable I/O interrupts, the ENIOBUSINT bit in the PORT E0 (output port) must be a one. However, even if it is disabled from generating interrupts, the status of the IOBUSINT\* line can still read on the appropriate bit of CPU IOPORT E0 (input port).

See Model 4P Port Bit assignments for port 0FF, 0EC, and 0E0.



.

Figure 5-16. Graphic Board Video Timing

The Model 4P CPU board is fully protected from "foreign I/O devices" in that all the I/O Bus signals are buffered and can be disabled under software control. To attach and use and I/O device on the I/O Bus, certain requirements (both hardware and software) must be met.

For input port device use, you must enable external I/O devices by writing to port 0ECH with bit 4 on in the user software. This will enable the data bus address lines and control signals to the I/O Bus edge connector. When the input device is selected, the hardware should acknowledge by asserting EXTIOSEL\* low. This switches the data bus transceiver and allows the CPU to read the contents of the I/O Bus data lines. See Figure 5-17 for the timing. EXTIOSEL\* can be generated by NANDing IN and the I/O port address.

Output port device use is the same as the input port device in use, in that the external I/O devices must be enabled by writing to port 0ECH with bit 4 on in the user software — in the same fashion.

For either input or output devices, the IOBUSWAIT\* control line can be used in the normal way for synchronizing slow devices to the CPU. Note that since dynamic memories are used in the Model 4P, the wait line should be used with caution. Holding the CPU in a wait state for 2 msec or more may cause loss of memory contents since refresh is inhibited during this time. It is recommended that the IOBUSWAIT\* line be held active no more than 500  $\mu$ sec with a 25% duty cycle.

The Model 4P will support Z80 Mode 1 interrupts. A RAM jump table is supported by the LEVEL II BASIC ROMs image and the user must supply the address of his interrupt service routine by writing this address to locations 403E and 403F. When an interrupt occurs, the program will be vectored to the user-supplied address if I/O Bus interrupts have been enabled. To enable I/O Bus interrupts, the user must set bit 3 of Port 0E0H.

#### 5.1.15 FDC Circuit

The TRS-80 Model 4P Floppy Disk Interface provices a standard 5-1/4" floppy disk controller. The Floppy Disk Interface supports both single and double density encoding schemes. Write precompensation can be software enabled or disabled beginning at any track, although the system software enables write precompensation for all tracks greater than twenty-one. The amount of write precompensation is 250 nsec and is not adjustable. The data clock recovery logic incorporates a digital data separator which achieves state-of-the-art reliability. One or two drives may be controlled by the interface. All data transfers are accomplished by CPU data requests. In double density operation, data transfers are synchronized to the CPU by forcing a wait to the CPU and clearing the wait by a data request from the FDC chip. The end of the data transfer is indicated by generation of a non-maskable interrupt from the interrupt request output of the FDC chip. A hardware watchdog timer insures that any error condition will not hang the wait line to the CPU for a period long enough to destroy RAM contents.



```
"Inserted by Z80 CPU
```

#### Input or Output Cycles with Wait States.



†Coincident with IORQ\* only on INPUT cycle.

Figure 5-17. I/O Bus Timing Diagram

#### **Control and Data Buffering**

The Floppy Disk Controller Board is an I/O port-mapped device which utilizes ports E4H, F0H, F1H, F2H, F3H, and F4H. The decoding logic is implemented on the CPU board. (Refer to Paragraph 5.1.5 Address Decoding for more information on Port Map). U31 is a bi-directional, 8-bit transceiver used to buffer data to and from the FDC and RS-232 circuits. The direction of data transfer is controlled by the combination of control signals DISKIN\* and RS232IN\*. If either signal is active (logic low), U31 is enabled to drive data onto the CPU data bus. If both signals are inactive (logic high), U31 is enabled to receive data from the CPU board data bus. A second buffer (U12) is used to buffer the FDC chip data to the FDC/RS232 Data Bus, (BD0-BD7), U12 is enabled all the time and it's direction controlled by DISKIN\*. Again, if DISKIN\* is active (logic low), data is enabled to drive from the FDC chip to the Main Data Busses. If DISKIN\* is inactive (logic high), data is enabled to be transferred to the FDC chip.

#### Nonmaskable Interrupt Logic

Dual D flip-flop U100 (74LS74) is used to latch data bits D6 and D7 on the rising edge of the control signal WRNMIMASKREG\*. The outputs of U100 enable the conditions which will generate a non-maskable interrupt to the CPU. The NMI interrupt conditions which are programmed by doing an OUT instruction to port E4H with the appropriate bits set. If data bit 7 is set, an FDC interrupt is enabled to generate an NMI interrupt. If data bit 7 is reset, interrupt requests request from the FDC are disabled. If data bit 6 is set, a Motor Time Out is enabled to generate an NMI interrupt. If data bit 6 is reset, interrupts on Motor Time Out are disabled. An IN instruction from port E4H enables the CPU to determine the source of the non-maskable interrupt. Data bit 7 indicates the status of FDC interrupt request (INTRQ) (0 = true, 1 = false). Data bit 6 indicates the status of Motor Time Out (0 = true, 1 = false). Data bit 5 indicates the status of the Reset signal (0 = true, 1 = false). The control signal RDNMISTATUS\* gates this status onto the CPU data bus when active (logic low).

#### **Drive Select Latch and Motor ON Logic**

Selecting a drive prior to disk I/O operation is accomplished by doing an OUT instruction to port F4H with the proper bit set. The following table describes the bit allocation of the Drive Select Latch:

Data Bit	Function
D0	Selects Drive 0 when set*
D1	Selects Drive 1 when set*
D2	Selects Drive 2 when set*
D3	Selects Drive 3 when set*
D4	Selects Side 0 when reset
	Selects Side 1 when set
D5	Write precompensation enabled when
	disabled when reset
D6	Generates WAIT if set
D7	Selects MFM mode if set
	Selects FM mode if reset

\*Only one of these bits should be set per output

Hex D flip-flop U32 (74L174) latches the drive select bits, side select and FM\*/MFM bits on the rising edge of the control signal DRVSEL\*. A dual D flip-flop (U98) is used to latch the Wait Enable and Write precompensation enable bits on the rising edge of DRVSEL\*. The rising edge of DRVSEL\* also triggers a one-shot (1/2 of U54, 74LS123) which produces a Motor On to the disk drives. The duration of the Motor On signal is approximately three seconds. The spindle motors are not designed for continuous operation. Therefore, the inactive state of the Motor On signal is used to clear the Drive Select Latch, which de-selects any drives which were previously selected. The Motor On one-shot is retriggerable by simply executing another OUT instruction to the Drive Select Latch.

#### Wait State Generation and WAITIMOUT Logic

As previously mentioned, a wait state to the CPU can be initiated by an OUT to the Drive Select Latch with D6 set. Pin 5 of U98 will go high after this operation. This signal is inverted by 1/4th of U79 and is routed to the CPU where it forces the Z80A into a wait state. The Z80A will remain in the wait state as long as WAIT\* is low. Once initiated, the WAIT\* will remain low until one of five conditions is satisfied. One half of U77 (a five input NOR gate) is used to perform this function. INTQ, DRQ, RE-SET, CLRWAIT, and WAITIMOUT are the inputs to the NOR gate. If any one of these inputs is active (logic high), the output of the NOR gate (U77 pin 5) will go low. This output is tied to the clear input of the wait latch. When this signal goes low, it will clear the Q output (U98 pin 5) and set the Q\* output (U98 pin 6). This condition causes WAIT\* to go high which allows the Z80 to exit the wait state. U99 is a 12-bit binary counter which serves as a watchdog timer to insure that a wait condition will not persist long enough to destroy dynamic RAM contents. The counter is clocked by a 1 MHz clock and is enabled to count when its reset pin is low (U99 pin 11). A logic high on U99 pin 11 resets the counter outputs. U99 pin 15 is a divide-by-1024 output and is used to generate the signal WAITIMOUT. This watchdog timer logic will limit the duration of a wait to 1024µsec, even if the FDC chip should fail to generate a DRQ or an INTRO.

If an OUT to Drive Select Latch is initiated with D6 reset (logic low), a WAIT is still generated. The 12-bit binary counter will count to 2 which will output CLRWAIT and clear the WAIT state. This allows the WAIT to occur only during the OUT instruction to prevent violating any Dynamic RAM parameters.

**NOTE:** This automatic WAIT will cause a 1-2 µsec wait each time an out to Drive Select Latch is performed.

set.

# **Clock Generation Logic**

A 4 MHz crystal oscillator and a 4-bit binary counter are used to generate the clock signals required by the FDC board. The 4 MHz oscillator is implemented with two inverters (1/3 of U39) and a guartz crystal (Y2). The output of the oscillator is inverted and buffered by 1/6 of U39 to generate a TTL level square wave signal. U37 is a 4-bit binary counter which is divided into a divide-by-2 and a divide-by-8 section. The divide-by-2 section is used to generate the 2 MHz output at pin 12. The 2 MHz is NANDed with 4MHz by 1/4 of U19 and the output is used to clock the divide-by-8 section of U37. A 1 MHz clock is generated at pin 9 of U37 which is 90° phase-shifted from the 2 MHz clock. This phase relationship is used to gate the guaranteed Write Data Pulse (WD) to the Write precompensation circuit. The 4 MHz is used to clock the digital data separator U18 and the Write precompensation shift register U55. The 1 MHz clock is used to drive the clock input of the FDC chip (U13) and the clock input of the watchdog timer (U99).

# **Disk Bus Output Drivers**

High current open collector drivers U20 and U56 are used to buffer the output signals from the FDC circuit to the disk drives.

# Write Precompensation and Write Data Pulse Shaping Logic

The Write Precompensation logic is comprised of U55 (74LS195), 1/4 of U19 (74LS00), 1/4 of U74 (74LS04), and 1/2 of U77 (74LS260). U55 is a parallel in, serial out shift register and is clocked by 4 MHz which generates a precompensation value of 250 nsec. The output signals EARLY and LATE of the FDC chip (U13) are input to P0 and P2 of the shift register. A third signal is generated by 1/4 of U75 when neither EARLY nor LATE is active low and is input to P1 of U55. WD of the FDC chip is NANDed with 2 MHz to gate the guaranteed Write Data Pulse to U55 for the parallel load signal SHFT/LD. When U55 pin 9 is active low, the signals preset at P1-P3 are clocked in on the rising edge of the 4 MHz clock. After U55 pin 9 goes high, the data is shifted out at a 250 nsec rate. EARLY will generate a 250 nsec delay, NOT EARLY AND NOT LATE will generate a 500 nsec delay, and LATE will generate a 750 nsec delay. This provides the necessary precompensation for the write data. As mentioned previously, Write Precompensation is enabled through software by an OUT to the Drive Select Latch with bit 5 set. This sets the Q output of the 74LS74 (U98 pin 9) which is ANDed with DDEN which disables the shift register U55. DDEN disables Write Precompensation in the single density mode. The resulting signal also enables U75 to allow the write data (WD) to bypass the Write Precompensation circuit. The Write Data (WD) pulse is shaped by a one-shot (1/2 of U54) which stretches the data pulses to approximately 500 nsec.



Figure 5-18. Write Precompensation Timing

#### **Clock and Read Data Recovery Logic**

The Clock and Read Data Recovery Logic is comprised of one chip U18 (FDC9216). The FDC9216 is a Floppy Disk Data Separator (FDDS) which converts a single stream of pulses from the disk drive into separate clock and data pulses for input to the FDC chip. The FDDS consists of a clock divider, a long-term timing corrector, a short-time timing corrector and reclocking circuitry. The reference clock (REFCLK) is a 4 MHz and is divided by the internal clock divider. CD0 and CD1 of the FDDS chip control the divisor which divides REFCLK. With DC1 grounded (logic low), CD0 (when a logic low) generates a divide-by-1 for MFM mode and when logic high generates a divide-by-2 for FM mode. CD0 is controlled by the signal DDEN\* which is Double Density enable or MFM enable. The FDDS detects the leading edges of RD\* pulses and adjusts the phase of the internal clock to generate the separated clock (SEPCLK) to the FDC chip. The separate long and short term timing correctors assure the clock separation to be accurate. The separated Data (SEPD\*) is used as the RDD\* input to the FDC chip.

# **Floppy Disk Controller Chip**

The 1793 is an MOS LSI device which performs the functions of a floppy disk formatter/controller in a single chip implementation. The following port addresses are assigned to the internal registers of the 1793 FDC chip:

Port No.	Function
FOH	Command/Status Register
F1H	Track Register
F2H	Sector Register
F3H	Data Register

#### 5.1.16 RS-232-C Circuit

#### **RS-232C Technical Description**

The RS-232C circuit for the Model 4P computer supports asynchronous serial transmissions and conforms to the EIA RS-232C standards at the input-output interface connector (J4). The heart of the circuit is the TR1865 Asynchronous Receiver/ Transmitter U30. It performs the job of converting the parallel byte data from the CPU to a serial data stream including start, stop, and parity bits. For a more detailed description of how this LSI circuit performs these functions, refer to the TR1865 data sheets and application notes. The transmit and receive clock rates that the TR1865 needs are supplied by the Baud Rate Generator U52 (BR1941L) or (BR1943). This circuit takes the 5.0688 MHz supplied by the system timing circuit and the programmed information received from the CPU over the data bus and divides the basic clock rate to provide two clocks. The rates available from the BRG go from 50 Baud to 19200 Baud. See the BRG table for the complete list.

#### **BRG Programming Table**

• • •

	Transmit/		
	Receive		Supported
Nibble	Baud	16X	by
Loaded	Rate	Clock	SETCOM
0H	50	0.8 kHz	Yes
1H	75	1.2 kHz	Yes
2H	110	1.76 kHz	Yes
ЗH	134.5	2.1523 kHz	Yes
4H	150	2.4 kHz	Yes
5H	300	4.8 kHz	Yes
6H	600	9.6 kHz	Yes
7H	1200	19.2 kHz	Yes
8H	1800	28.8 kHz	Yes
9H	2000	32.081 kHz	Yes
AH	2400	38.4 kHz	Yes
BH	3600	57.6 kHz	Yes
СН	4800	76.8 kHz	Yes
DH	7200	115.2 kHz	Yes
EH	9600	153.6 kHz	Yes
FH	19200	307.2 kHz	Yes

The RS-232C circuit is port mapped and the ports used are E8 to EB. Following is a description of each port on both input and output.

Port	Input	Output
E8	Modem status	Master Reset, enables UART control register load
EA	UART status	UART control register load and modem control
E9	Not Used	Baud rate register load enable bit
EB	Receiver Holding register	Transmitter Holding register

Interrupts are supported in the RS-232C circuit by the Interrupt mask register (U92) and the Status register (U44) which allow the CPU to see which kind of interrupt has occurred. Interrupts can be generated on receiver data register full, transmitter register empty, and any one of the errors — parity, framing, or data overrun. This allows a minimum of CPU overhead in transferring data to or from the UART. The interrupt mask register is port E0 (write) and the interrupt status register is port E0 (read). Refer to the IO Port description for a full breakdown of all interrupts and their bit positions.

All Model I, III, and 4 software written for the RS-232-C interface is compatible with the Model 4P RS-232-C circuit, provided the software does not use the sense switches to configure the interface. The programmer can get around this problem by directly programming the BRG and UART for the desired configuration or by using the SETCOM command of the disk operating system to configure the interface . The TRS-80 RS-232C Interface hardware manual has a good discussion of the RS-232C standard and specific programming examples (Catalog Number 26-1145).

# **Pinout Listing**

The following list is a pinout description of the DB-25 connector (P1).

Pin No.	S	igr	nal

- 1 PGND (Protective Ground)
- 2 TD (Transmit Data)
- 3 RD (Receive Data)
- 4 RTS (Request to Send)
- 5 CTS (Clear To Send)
- 6 DSR (Data Set Ready)
- 7 SGND (Signal Ground)
- 8 CD (Carrier Detect)
- 19 SRTS (Spare Request to Send)
- 20 DTR (Data Terminal Ready)
- 22 RI (Ring Indicate)

#### 5.1.17 CPU Board Troubleshooting Guide

This section is a general guide for service personnel to check out and troubleshoot the Model 4P Main Logic CPU Board. Procedures in section 4 Troubleshooting should be followed before proceeding to following steps. This guide will provide step by step procedures to help isolate the faulty area on the CPU board. Knowledge of each area of the CPU board is necessary to determine exact component failure. Refer of CPU Board Schematics and Theory of Operation during troubleshooting for specific check points and testing.

- No video messages are displayed and correct data does not appear at video output connector J9.
   If above condition exists, go to 2; if video okay, but Model 4P does not boot properly, go to 10.
   If video and boot-up is okay, go to 15.
- Check for video timing signals 12M and 10M and input of U127.
   If okay, go to 3; if one or both bad, go to 7.
- 3. Check for proper timing signals output from U127 (SHIFT\*, XADR7\*, CRTCLK, POT\*, LOAD\*, LOADS\*, DCLK). If okay, then go to 4; if one or more bad, replace U127 or U128.
- 4. Check if 68046 U85 is working properly and has correct input signals.
  If all okay, then go to 5. If bad, replace U85 or check for input signals where they originate.
- 5. Check for timing and proper signals at U82 and U42. If bad, replace as necessary; if okay, go to 6.
- 6. Check shift register and repair.
- 7. Check for 20M output of Y1 pin 8. If okay, go to 8; if bad, replace Y1.
- 8. Check for outputs of U126 (PCLK, RS232CLK, and 10M). If okay, then go to 9; if any bad, replace U126.
- Check for 12M at output of U148 pin 9.
   If okay, then video should work; if bad, check U147, U148, and U149 and replace if necessary.
- Run Memory Test in Boot ROM by holding down period (.) and toggling Reset.
   If memory checks okay, then go to 11; if not, check memory circuit and/or replace RAM chips.
- Check Clock circuit of Floppy Disk Controller. If 4MHz, 2MH, and 1MHz okay, go to 12; if bad, repair or replace necessary components.
- 12. Check for all incoming signals to the FDC chip U13. If any bad, repair as necessary; if okay, go to 13.

- 13. Check all handshaking signals to FDC chip from CPU. If okay, go to 14; if bad, repair as necessary.
- Check Data Bus and control lines.
   If okay, then problem still exists in Floppy Disk Circuit or Floppy Disk Drive. Refer to each section accordingly. If bad, replace as necessary.
- 15. If unit boots okay, then boot Model 4P Diagnostics Diskette and execute each diagnostic to isolate any minor problems on CPU Board.





















۲ - 2 000 • 71 ..... فقاربه ومعاليك ..... ..... -----1. . ..... :\* . -7-1 ..... .... <u>المتوسمة ال</u> ... ..... ----الرر Ģ ..... jĽ ----Ť k **()** • • • α 11..... ° 00: 0 -1. 0000 ..... <u>....</u> • 80 \_\_\_\_\_\_ \_\_\_\_\_ \_\_\_\_\_ ..... .... <u>\_</u>7= • Π <u>...</u> 5) \_\_\_\_\_ :0 . ര് .... 320 0 به ولديا <u>م الجر</u> ..... 00000000 ÷ ſ :000 œ 7. o <u>, ...</u> \_\_\_\_\_ ...... Q 8709427 REV A 1700254 ...... ------ $\triangleleft$ REAR Re< IN USRC -----1.... 74 1.... -<u>-</u>[; (FÖ é MADE 8709427 1983 \_\_\_\_••••• Ľ ..... 5 l ........ .... <u>\*1.</u>...\* • •••• <del>in i</del> i ..... ........... <u>, ..., È</u> ..... CORP \_\_\_\_\_\_ •••••<del>•</del> L., . ...... -----<u>...</u> . ••••• 물신 .... · · · · · · ... •••••• ....... TANDY <u>....</u> <del>.....</del> ( <u>p</u> , j. Ë . وه د<del>رو ه</del> و مالی ۲۰۰ و و و ... . •1  $\bigoplus$ ☜ - 325.4 TAN02H 15-Rus-63 TANDY \_\_\_

Δ

VIA-O (SEG-OPAD-O GESSIO
-

Main PCB Assembly, Model 4P Computer						
	Sym ======	Description	Part Number			
1	1	PCB, Main Logic	87Ø9427			
2	21	Staking Pin	8529Ø14			
3	1	Socket, 8-Pin DIP (U79) 85Ø9Ø11				
4	16	Socket, 16-Pin DIP (U115-13Ø)	85Ø9ØØ3			
5	1		85Ø9ØØ6			
6	1ø	Socket, 18-Pin DIP (U76)85Ø9ØØ6Socket, 2Ø-Pin DIP (U39-41,85Ø9ØØ947,5Ø,51,62,63,84,11Ø)				
7	3	Socket, 24-Pin DIP (U16,24,44)	85Ø9ØØ1			
8	4	Socket, 40-Pin DIP (U26,43, U72,81)	8509002			
9	1	Connector, 4-Pin (J8)	851921Ø			
1ø	1	Connector, 3-Pin (J1Ø)	,			
11	1	Connector, 6-Pin (J9)	8519211			
12	1	Connector, Dual 8 (J6)	8519184			
13	1	Connector, 34-Pin (J5)				
14	1	Connector, 34-Pin (J7)				
15	1	Connector, 25-Pin (J4)	85191Ø9			
	Bl	Transducer, Sound	849ØØ3			
	Cl thru Cll	Capacitor, .1 mfd, 5ØV Mono Axial	83741ø4			
	C13	Capacitor, .1 mfd, 50V Mono Axial	8374104			
	C15	Capacitor, .1 mfd, 50V Mono Axial				
	thru C2Ø	capacitor, it mildy spy hono malui	0571204			
	C22 thru C48	Capacitor, .l mfd, 5ØV Mono Axial	83741Ø4			
	C5Ø thru C64	Capacitor, .l mfd, 5ØV Mono Axial	83741Ø4			
	C66 thru C88	Capacitor, .1 mfd, 5ØV Mono Axial	83741Ø4			
	C9Ø thru C13Ø	Capacitor, .1 mfd, 5ØV Mono Axial	83741Ø4			

\_

Main PCB Assembly, Model 4P Computer Part Number Description Item Sym \_ Capacitor, 22 mfd, 16V Elec Radial 8326221 C131 thru C138 C139 Capacitor, 1000 pfd, 50V Cer Disk 83Ø21Ø4 Capacitor, .Ø22 mfd, 5ØV Cer Disk 83Ø3224 C14Ø 83Ø3224 C141 Capacitor, .Ø22 mfd, 5ØV Cer Disk C142 Capacitor, 33 pfd, 5ØV Cer Disk 83ØØ334 C143 Capacitor, 1500 pfd, 50V Cer Disk C144 Capacitor, 1500 pfd, 50V Cer Disk 8374104 C145 Capacitor, .1 mfd, 50V Mono Axial Capacitor, .1 mfd, 50V Mono Axial 83741Ø4 C146 C148 Capacitor, 9-35 mfd, Trimmer Capacitor, .1 mfd, 50V Mono Axial 83741Ø4 C149 Capacitor, 180 pfd, 50V C.Disk Z5U 83Ø1184 C15Ø thru C152 C153 Capacitor, 100 pfd, 50V Cer Disk 83Ø11Ø4 Capacitor, 47Ø pfd, 5ØV Cer Disk 83Ø1474 C154 Capacitor, 18Ø pfd, 5ØV Cer Disk Z5U 83Ø1184 C155 Capacitor, 100 pfd, 50V Cer Disk 83Ø11Ø4 C156 Capacitor, 33 mfd, 16V Elec Radial 8326331 C157 Capacitor, 200 pfd, 50V Cer Disk Z5U 8301223 C158 Capacitor, .1 mfd, 50V Mono Axial 83741Ø4 C159 Capacitor, 1Ø mfd, 16V Elec Radial 83261Ø1 C161 Capacitor, 1Ø mfd, 16V Elec Radial 83261Ø1 C162 Capacitor, .1 mfd, 50V Mono Axial 83741Ø4 C166 Capacitor, .1 mfd, 50V Mono Axial 83741Ø4 C172 Capacitor, .1 mfd, 5ØV Mono Axial Capacitor, .1 mfd, 5ØV Mono Axial 83741Ø4 C176 83741Ø4 C181 Capacitor, .1 mfd, 50V Mono Axial 83741Ø4 C2ØØ Capacitor, 22 mfd, 16V Elec Radial 8326221 C2Ø1 Capacitor, 10 mfd, 16V Elec Radial C2Ø2 83261Ø1 Capacitor, .1 mfd, 5ØV Mono Axial 83741Ø4 C2Ø3 Capacitor, 10 mfd, 16V Elec Radial 83261Ø1 C2Ø4 Capacitor, 100 pfd, 50V Cer Disk 83Ø11Ø4 C2Ø5 815Ø148 CR1 Diode, 1N4148 8100906 Transistor, 2N39Ø6 01 8100906 Transistor, 2N39Ø6 Q2

Main PCB Assembly, Model 4P Computer Item Sym Description Part Number Resistor,  $75\emptyset$  ohm, 1/4W 5% R1 82Ø7175 Resistor, 100 kohm, 1/4W 5% R2 82Ø741Ø R3 Resistor, 4.7 kohm, 1/4W 5% 82Ø7247 thru R5 Resistor, 22 ohm, 1/4W 5% R6 8207022 Resistor, 220 ohm, 1/4W 5% Resistor, 1.2 kohm, 1/4W 5% R7 82Ø7122 R8 82Ø7212 R9 Resistor, 2.2 kohm, 1/4W 5% 82Ø7222 R11 Resistor,  $1\emptyset\emptyset$  ohm, 1/4W 5% 82Ø711Ø Resistor, 13Ø ohm, 1/4W 5% R12 82Ø7113 R13 Resistor,  $13\emptyset$  ohm, 1/4W 5% 82Ø7113 R14 Resistor, 1 kohm, 1/4W 5% 82Ø721Ø R15 Resistor, 1 kohm, 1/4W 5% 82Ø721Ø R16 Resistor, 3 kohm, 1/4W 5% 82Ø723Ø R17 Resistor, 820 ohm, 1/4W 5% 82Ø7182 Resistor,  $2\emptyset\emptyset$  ohm, 1/4W 5% Resistor,  $16\emptyset$  kohm, 1/4W 5% R18 82Ø712Ø R19 82Ø7416 Resistor, 27 ohm, 1/4W 5% R2Ø 8207027 thru 23 R24 Resistor, 910 ohm, 1/4W 5% 82Ø7191 R25 Resistor, 910 ohm, 1/4W 5% 82Ø7191 Resistor, 15Ø ohm, 1/4W 5% R26 82Ø7115 Resistor, 10 kohm, 1/4W 5% R27 82Ø731Ø R28 Resistor, 10 kohm, 1/4W 5% 82Ø731Ø Resistor,  $27\emptyset$  kohm, 1/4W 5% R29 82Ø7427 Resistor, 20 kohm, 1/4W 5% R3Ø 82Ø732Ø R31 Resistor, 4.7 kohm, 1/4W 5% 8207247 thru R33 R34 Resistor, 3.6 kohm, 1/4W 5% 82Ø7236 R36 Resistor, 12Ø ohm, 1/4W 5% 82Ø7112 R37 Resistor, 150 ohm, 1/4W 5% 82Ø7115 thru R39 R42 Resistor, 4.7 kohm, 1/4W 5% 82Ø7247 Resistor, 10 kohm, 1/4W 5% R43 82Ø731Ø R44 Resistor, thru 46 RP1 Resistor Pak 27 ohm, 16-Pin DIP 829ØØ27 RP2 Resistor Pak 1.5 kohm, 10-Pin SIP 829ØØ15 RP3 Resistor Pak 150 ohm, 10-Pin SIP 8290013

-

		cription	Part Number
====== נט		74LS123, Multivibrator	8ø2ø123
U2		74LS374, Flip Flop	8ø2ø374
U3	IC,	74LS244, Octal Buffer	8Ø2Ø244
U4	IC,	74LS38, Quad 2-Input NAND	8Ø2ØØ38
U5	IC,	74LSØ8, Quad 2-Input AND	8020008
UE	IC,	74LSØ4, Hex Inverter	8Ø2ØØØ4
7ט	IC,	74LS245, Transceiver	8020245
ŪΒ	IC,	74LS244, Octal Buffer	8020244
09		74LS367 Hoy Driver	8Ø2Ø367
Ū	Ø IC.	74LSØ4. Hex Inverter	8020004
נט	Ι IC.	74LS74, Flip Flop	8020074
	.3 IC,	$74 \text{LS} \text{M}^2$ , 2-Input NOR	8020002
U U	5 IC.	74LSØ4, Hex Inverter 74LS74, Flip Flop 74LSØ2, 2-Input NOR 74S32, Quad 2-Input OR	8010032
U U	6 IC.	MCM68A316E, Character ROM	8ø49øø7
U U		74LS244, Octal Buffer	8020244
נט נט		74SLS166, 8-Bit Shift Reg	8020166
U.		74LS175, Quad Flip Flop	8Ø2Ø175
U2		74SØ4, Hex Inverter	8010004
	2 IC,	74LS153, Multiplexer	8Ø2Ø153
	2 IC, 23 IC,	74LS244, Octal Buffer	8ø2ø244
	24 IC,	$4\emptyset 16$ , 2K x 8 RAM Static	8Ø4Ø116
	24 IC, 25 IC,	74LS157, Multiplexer	8Ø2Ø157
			8Ø4ØØ45
		68Ø45, CRTC	8ø2ø273
		74LS273, Flip Flop	8ø2ø373
		74LS373, Octal Latch	
	29 IC,	74LS157, Multiplexer	8Ø2Ø157
U.		74LS14, Hex Inverter	8Ø2ØØ14
		74LSØ2, 2-Input NOR	8Ø2ØØØ2
	32 IC,	74LSØ8, Quad 2-Input AND	8020008
	33 IC,	74LSØØ, Quad 2-Input NAND	802000
	34 IC,	74LS157, Multiplexer	8020157
	35 IC,	74LS51, AND-OR Inverter	8Ø2ØØ51
	36 IC,	74LSØØ, Quad 2-Input NAND	8Ø2ØØØØ
	37 IC,	74LS86, Quad 2-Input OR	8ø2øø86
	38 IC,	74LS368, Hex Driver	8ø2ø368
	39 IC,	74LS244, Octal Buffer	8020244
	4Ø IC,	74LS245, Transceiver	8020245
U	41 IC,	74LS244, Octal Buffer	8020244
U		74FØ4, Hex Inverter	8ø15øø4
U		Z8ØA, CPU	8ø4788ø
		MCM68A322, Boot ROM	
		74LS138, 1 of 8 Demultiplexer	8Ø2Ø138
		74LS138, 1 of 8 Demultiplexer	8Ø2Ø138

Main PCB Assembly, Model 4P Computer

-

.....

.

Main PCB Assembly, Model 4P Computer

	Description	Part Number
U47		
U48	IC, 74LS9Ø, Counter	8ø2øø9ø
U5Ø		8Ø75Ø66
U51	• • • • •	8Ø757Ø8
U52		8040564
U53	· · · · ·	8020004
U54		8020161
U55		
U56		8020244
U57		8Ø2Ø174 8Ø2Ø272
U58	• • •	8Ø2Ø273
U59		8Ø2Ø174
U6Ø		8Ø2ØØ74
U62	IC, PAL16L8, Memory Map	8Ø75668 8Ø75568
U63		8ø2øø32
U64	· · · · ·	8Ø5Ø188
U66 U67	• •	8Ø5Ø189
U67 U68	IC, 1489, Receiver IC, 1489, Receiver	8Ø5Ø189
U69	IC, 74LS244, Octal Buffer	8020244
U7Ø	IC, 74LS244, Octar Buller IC, 74LS367, Hex Driver	8Ø2Ø367
U71	IC, 74LS27, Triple 3-Input NOR	8020027
U72	IC, TR1865, UART	8Ø4Ø865
U73	IC, 74LS174, Flip Flop	8Ø2Ø174
U74	IC, 74LS367, Hex Driver	8020367
U75	IC, 74LS139, 1 of 4 Demultiplexer	8020139
U76	IC, BR1943- $\emptyset\emptyset$ , Clock Generator	8040943
U77		8020038
U78	IC, 74LSØ4, Hex Inverter	8020004
U79	IC, FDC9216	8Ø4Ø216
U <b>8</b> Ø	IC, 74LS245, Transceiver	8020245
U81	IC, WD1793	8030793
U82	IC, 74LS26Ø, 5-Input NOR	8020260
U83	IC, 7416, Hex Inverter	8000016
U84		8ø2ø245
U85	IC, 74LSØ2, 2-Input NOR	8020002
U86	IC, 74LS174, Flip Flop	8020174
U87	IC, 74LSØ4, Hex Inverter	8020004
U88	IC, 74LS368, Hex Driver	8020368
Ū9Ø	IC, 74LS38, Quad 2-Input NAND	8020038
U91	IC, 7416, Hex Inverter	8000016
U92	IC, 74LS93, Binary Counter	8020093
U93	IC, 7416, Hex Inverter	8000016
U94	IC, 74LSØ8, Quad 2-Input AND	8020008
	•	

Main PCB Assembly, Model 4P Computer				
Item Sym	Description	Part Number		
	IC, 74LSØ4, Hex Inverter IC, 74LSØØ, Quad 2-Input NAND IC, 74LS74, Flip Flop IC, 74LSØØ, Quad 2-Input NAND IC, 74LS195, Shift Register IC, 74LS24Ø, Octal Buffer IC, 74LS32, Quad 2-Input OR IC, 74LS74, Flip Flop IC, Delay Line IC, 74LS74, Flip Flop IC, Delay Line IC, 74LS123, Multivibrator IC, 74LS157, Multiplexer IC, 74LS157, Multiplexer IC, 74LS157, Multiplexer IC, 74LS157, Multiplexer IC, 74S32, Quad 2-Input OR IC, 74S32, Quad 2-Input OR IC, 74S112, J-K Flip Flop IC, 74FØ8, Quad 2-Input AND IC, MCM6665, 64K DRAM, 2ØØ nsec	8Ø2ØØØ4 8Ø2ØØØØ 8Ø2ØØØ74 8Ø2ØØØØ 8Ø2Ø195 8Ø2Ø24Ø 8Ø2ØØ32 8Ø2ØØ74 8Ø2ØØ74		
	IC, 74LS283, Binary Adder IC, 74LS11, Triple 3-Input AND	8Ø2Ø283 8Ø?ØØ11 84Ø9Ø32 84Ø9Ø1Ø		

# **4P GATE ARRAY THEORY OF OPERATION**

# **5.2 CPU THEORY OF OPERATION**

## 5.2.1 Introduction

Contained in the following paragraphs is a description of the component parts of the Model 4P CPU Gate Array. It is divided into the logical operational functions of the computer. All components are located on the Main CPU board inside the case housing. Refer to Section 3 for disassembly/assembly procedures.

# 5.2.2 Reset Circuit

The Model 4P reset circuit provides the neccessary reset pulses to all circuits during power up and reset operations. R25 and C214 provide a time constant which holds the input of U121 low during power-up. This allows power to be stable to all circuits before the RESET\* and RESET signals are applied. When C214 charges to a logic high, the output of U121 triggers the input of a retriggerable one-shot multivibrator (U1). U1 outputs a pulse with an approximate width of 70 microsecs. When the reset switch is pressed on the front panel, this discharges C214 and holds the input of U121 low until the switch is released. On release of the switch, C214 again charges up, triggering U121 and U1 to reset the microcomputer. Another signal POWRST\* is generated to clear drive select circuit immediately when reset switch is pressed.

# 5.2.3 CPU

The central processing unit (CPU) of the Model 4P microcomputer is a Z80A microprocessor. The Z80A is capable of running in either 2 MHz or 4 MHz mode. The CPU controls all functions of the microcomputer through use of its address lines (A0-A15), data lines (D0-D7), and control lines (/M1, /IOREQ, /RD, /WR, /MREQ, and /RFSH). The address lines (A0-A15) are buffered to other ICs through two 74LS244s (U67 and U27) which are enabled all the time with their enables pulled to GND. The control lines are buffered to other ICs through a 74F04 (U87). The data lines (D0-D7) are buffered through a bi-directional 74LS245 (U86) which is enabled by BUSEN\* and the direction is controlled by BUSDIR\*.

# 5.2.4 System Timing

The main timing reference of the microcomputer, with the exception of the FDC circuit, is generated by a Gate Array U148 and a 20.2752 MHz Crystal. This reference is internally divided in the Gate Array to generate all necessary timing for the CPU, video circuit, and RS-232-C circuit. The CPU clock is generated U148 which can be either 2 or 4MHz depending on the logic state of FAST input (pin 6 of U148). If FAST is a logic low, the U148 generates a 2.02752 MHz clock. If FAST is a logic high, U148 generates a 4.05504 MHz signal. PCLK (pin 23 of U148) is filtered through a ferrite bead (FB2) and 22 $\Omega$  Resistor (R9) and then

fed to the CPU U45. PCLK is generated as a symmetrical clock and is never allowed to be short cycled. (eg.) Not allowed to generate a low or high pulse under 110 nanoseconds.

# 5.2.4.1 Video Timing

The video timing is also generated by U148 with the help of a PLL Multiplier Module (PMM) U146. These two ICs generate all the necessary timing signals for the four video modes: 64 x 16, 32 x 16, 80 x 24, and 40 x 24. Two reference clocks are required for the four video modes. One reference clock is 10.1376 MHz. It is generated internally to U148, and is used by the 64 x 16 and 32 x 16 modes. The second reference clock is a 12.672 MHz (12M) clock which is generated by the PMM U146. 12M clock is used by the 80 x 24 and 40 x 24 modes. A 1.2672 MHz (1.2M16) signal is output from pin 3 of U148 and is generated from the master reference clock, the 20.2752 MHz crystal. 1.2M16 is used for a reference clock for the PMM. The PMM is internally set to oscillate at 12.672 MHz which is output as 12M. U148 divides 12M by 10 to generate a second 1.2672 MHz clock (1.2M10) which is fed into pin 5 of U146 (PMM). The two 1.2672 MHz signals are internally compared in the PMM where it corrects the 12.672 MHz output so it is synchronized with the 20.2752 MHz clock.

MODSEL and 8064\* signals are used to select the desired video mode. 8064\* controls which reference clock is used by U127 and MODSEL controls the single or double character width mode. Refer to the following chart for selecting each video mode.

8064*	MODSEL	Video Mode
0	0	64 x 16
0	1	32 x 16
1	0	80 x 24
1	1	40 x 24

\*This is the state to be written to latch U85. Signal is inverted before being input to U148.



Figure 5-19. Model 4P Functional Block Diagram

DCLK, the reference clock selected, is output from U148. U148 generates SHIFT\*, XADR7\*, CRTCLK, LOADS\*, and LOAD\* for proper timing for the four video modes. U149 also generated H, I, and J which are fed to the Graphics Port J7 for reference timings of Hires graphics video. Refer to Video Timing, Figs. 5-3 and 5-4 for timing reference.

## 5.2.5 Address Decode

The Address Decode section will be divided into two subsections: Memory Map decoding and Port Map decoding.

# 5.2.5.1 Memory Map Decoding

Memory Map Decoding is accomplished by Gate Array 4.2 (U106). Four memory map modes are available which are compatible with the Model III and Model 4 microcomputers. U106 is used for memory map control which also controls page mapping of the 32K RAM pages. Refer to Memory Maps below.

# 5.2.5.2 Port Map Decoding

Port Map Decoding is accomplished by Gate Array 4.2 (U106). U106 decodes the low order address (A0-A7) from the CPU and decodes the port being selected. The IN\* signal allows the CPU to read from a selected port and the OUT\* signal allows the CPU to write to the selected port. Refer to IO Port Assignment.

## 5.2.6 ROM

The Model 4P contains only a 4K x 8 Boot ROM (U69). This ROM is used only to boot up a Disk Operating System into the RAM memory. If Model III operation or DOS is required, then the RAM from location 0000-37FFH must be loaded with an image of the Model III or 4 ROM code and then executed. A system program called MODEL A/III is supplied with the Model 4P to provide the ROM image for proper Model III operation. On power-up, the Boot ROM is selected and mapped into location 0000-0FFFH. If the Boot ROM is not required after boot up, the Boot ROM must be mapped out by OUTing to port 9CH with D0 set or by selecting Memory Map modes 2 or 3. In Mode 1 the RAM is write enabled for the full 14K. This allows the RAM area mapped where Boot ROM is located to be written to while executing out of the Boot ROM. Refer to Memory Maps.

The Model 4P Boot ROM contains all the code necessary to initialize hardware, detect options selected from the keyboard, read a sector from a hard disk or floppy, and load a copy of the Model III ROM-Image (as mentioned) into the lower 14K of RAM.

The firmware is divided into the following routines:

- \* Hardware Initialization
- \* Keyboard Scanner
- Control
- \* Floppy and Hard Disk Driver
- \* Disk Directory Searcher
- \* File Loader
- \* Error Handler and Displayer
- \* RS-232 Boot
- \* Diagnostic Package

## Theory of Operation

This section describes the operation of various routines in the ROM. Normally, the ROM is not addressable by normal use. However, there are several routines that are available through fixed calling locations and these may be used by operating systems that are booting.

On a power-up or RESET condition, the Z80's program counter is set to address 0 and the boot ROM is switched-in. The memory map of the system is set to Mode 0. (See Memory Map for details.) This will cause the Z80 to fetch instructions from the boot ROM.

The Initialization section of the Boot ROM now performs these functions:

- 1. Disables maskable and non-maskable interrupts
- 2. Interrupt mode 1 is selected
- 3. Programs the CRT Controller
- 4. Initializes the boot ROM control areas in RAM.
- 5. Sets up a stack pointer
- 6. Issues a Force Interrupt to the Floppy Disk Controller to abort any current activity
- 7. Sets the system clock to 4mhz
- 8. Sets the screen to 64 x 16
- 9. Disables reverse video and the alternate character sets
- 10. Tests for < . > key being pressed\*
- 11. Clears all 2K of video memory
- \* This is a special test. If the < . > is being pressed, then control is transferred to the diagnostic package in the ROM. All other keys are scanned via the Keyboard Scanner.



Figure 5-20. Video Timing

64 x 16 Mode

80 x 24 Mode



Figure 5-21. Video Timing

32 x 16 Mode

40 x 24 Mode

The Keyboard scanner is now called. It scans the keyboard for a set period of time and returns several parameters based on which, if any, keys were pressed.

The keyboard scanner checks for several different groups of keys. These are shown below:

Function Group	Selection Group	
<f1></f1>	А	
<f2></f2>	В	
<f3></f3>	С	
<1>	D	
<2>	E	
<3>	F	
<left-shift></left-shift>	G	
<right-shift></right-shift>		
<ctrl></ctrl>		
<caps></caps>		
Special Keys	Misc Keys	
<p></p>	<enter></enter>	
<l></l>	<break></break>	
<n></n>		

When any key in the Function Group is pressed, it is recorded in RAM and will be used by the Control routine in directing the action of the boot. If more than one of these keys are pressed during the keyboard scan, the last one detected will be the one that is used. The Function group keys are currently defined as:

<f1> or &lt;1&gt;</f1>	Will cause hard disk boot
<f2> or &lt;2&gt;</f2>	Will cause floppy disk boot
<f3> or &lt;3&gt;</f3>	Will force Model III mode
<left-shift></left-shift>	Reserved for future use
<right-shift></right-shift>	Boot from RS-232 port
<ctrl></ctrl>	Reserved for future use
<caps></caps>	Reserved for future use

The Special keys are commands to the Control routine which direct handling of the Model III ROM-image. Each key is detected individually.

<p></p>	When loading the Model III
	ROM-image, the user will be
	prompted when the disks can
	be switched or when ROM
	BASIC can be entered by
	pressing <break>.</break>
<n></n>	Instructs the Control routine to
	not load the Model III ROM-
	image, even if it appears that
	the operating system being
	booted requires it.

.

<L>

Instructs the Control routine to load the Model III ROM-image, even if it is already loaded. This is useful if the ROM-image has been corrupted or when switching ROM-images. (Note that this will not cause the ROMimage to be loaded if the boot sector check indicates that the Model III ROM image is not needed. Press <F3> or <F3>and <L> to accomplish that.

The Selection group keys are used in determining which file will be read from disk when the ROM-image is loaded. For details of this operation, see the Disk Directory Searcher. If more than one of the Selection group keys are pressed, the last one detected will be the one that is used.

The Miscellaneous keys are:

<break></break>	Pressing this key is simply re- corded by setting location 405BH non-zero. It is up to an operating system to use this flag if desired.
<enter></enter>	Terminates the Keyboard rou- tine. Any other keys pressed up to that time will be acted upon. <enter> is useful for experi- enced users who do not want to wait until the keyboard timer expires.</enter>

The Control section now takes over and follows the following flowchart.



\_







-

. –





### Notes:

(1) If the boot sector was not 256 bytes in length, then it is assumed to be a Model III package, and the ROM-image will be needed. If the sector is 256 bytes in length, then the sector is scanned for the sequence CDxx00H. The CD is the first byte of a Z80 unconditional subroutine call. The next byte can have any value. The third byte is tested against a zero. What this check does is test for any references to the first 256 bytes of memory. All Radio Shack Model III operating systems, and many other packages all reference the ROM at some point during the boot sector. Most boot sectors will display a message if the system cannot be loaded. To save space, these routines use the Model III ROM calls to display the message. Several ROM calls have their entry points in the first 256 bytes of memory, and these references are detected by the boot ROM.

Packages that do not reference the Model III ROM in the boot sector can still cause the Model III ROM image to be loaded by coding a CDxx00 somewhere in the boot sector. It does not have to be executable. At the same time, Model 4 packages must take care that there is no sequence of bytes in the boot sector that could be mis-interpreted to be a reference to the Boot ROM. An example of this would be sequence 06CD0E00, which is a LD B,0CDH and a LD C,0. If the boot sector cannot be changed, then the user must press the <F3> key each time the system is started to inform the ROM that the disk contains a Model III package which needs the Model III ROM-image.

- (2) If you are loading a Model 4 operating system, then the boot ROM will always transfer control to the first byte of the boot sector, which is at 4300H. If you are loading a Model III operating system or about to use Model III ROM BASIC, then the transfer address is 3015H. This is the address of a jump vector in the "C" ROM of the Model III ROM image, and this will cause the system to behave exactly like a Model III. If the ROM-image file that is loaded has a different transfer address, then that address will be used when loading is complete. If the image is already present, it will use 3015H.
- (3) Two different tests are done to insure that the Model III ROM image is present. The first test is to check ever third location starting at 3000H for a C3H. This is done for 10 locations. If any of these locations does not contain a C3H, then the ROM image is considered to be "not present". The next test is to check two bytes at location 000BH. If these addresses contain E9E1H, then the ROM image is considered to be "present".
- (4) See Disk Director Searcher for more information.
- (5) See File Loader for more information.
- (6) The RS-232 loader is described under RS-232 Boot.

#### **Disk Directory Searcher**

When the Model III ROM image is to be loaded, it is always read from the floppy in drive 0.

Before the operation begins, some checks are made. First, the boot sector is read in from the floppy and the first byte is checked to make sure it is either a 00H or a FEH. If the byte contains some other value, no attempt will be made to read the ROM image from that disk. The location of the directory cylinder is then taken from the boot sector and the type of disk is determined. This is done by examining the Data Address Mark that was picked up by the Floppy Disk Controller (FDC) during the read of the sector. If the DAM equals 1, the disk is a TRSDOS 1.x style disk. If the DAM equals 0, then the disk is a LDOS 5.1/ TRSDOS 6 style disk. This is important since TRSDOS 1.x disks number sectors starting with 1 and LDOS style disks number sectors starting with 0.

Once the disk type has been determined, an extra test is made if the disk is a LDOS style disk. This test reads the Granule Allocation Table (GAT) to determine if the disk is single sided or double sided.

The directory is then read one record at a time and a compare is made against the pattern 'MODEL% ' for the filename and 'III' for the extension. The '%' means that any character will match this position. If the user pressed one of the selection keys (A-G) during the keyboard scan, then that character is substituted in place of the '%' character. For example, if you pressed 'D', then the search would be for the file 'MODELD ', with the extension 'III'. The searching algorithm searches until it finds the entry or it reaches the end of the directory.

Once the entry has been found, the extent information for that file is copied into a control block for later use.

## **File Loader**

The file loader is actually two modules — the actual loader and a set of routines to fetch bytes from the file on disk. The loader is invoked via a RST 28H. The byte fetcher is called by the loader using RST 20H. Since restart vectors can be re-directed, the same loader is used by the RS-232 boot. The difference is that the RST 20H is redirected to point to the RS-232 data receiving routine. The loader reads standard loader records and acts upon two types:

- 01 Data Load
  1 byte with length of block, including address
  1 word with address to load the data
  n bytes of data, where n + 2 equals the length specified
- 02 Transfer Address
  - 1 byte with the value of 02
  - 1 word with the address to start execution at.

Any other loader code is treated as a comment block and is ignored. Once an 02 record has been found, the loader stops reading, even if there is additional data, so be sure to place the 02 record at the end of the file.

## Floppy and Hard Disk Driver

The disk drivers are entered via RST 8H and will read a sector anywhere on a floppy disk and anywhere on head 1 (top-head) in a hard disk drive. Either 256 or 512 byte sectors are readable by these routines and they make the determination of the sector size. The hard disk driver is compatible with both the WD1000 and the WD1010 controllers. The floppy disk driver is written for the WD1793 controller.

### Serial Loader

Invoking the serial loader is similar to forcing a boot from hard disk or floppy. In this case the right shift key must be pressed at some time during the first three seconds after reset. The program does not care if the key is pressed forever, making it convenient to connect pins 8 and 10 of the keyboard connector with a shorting plug for bench testing of boards. This assumes that the object program being loaded does not care about the key closure.

Upon entry, the program first asserts DTR (J4 pin 20) and RTS (J4 pin 4) true. Next, "Not Ready" is printed on the topmost line of the video display. Modem status line CD (J4 pin 8) is then sampled. The program loops until it finds CD asserted true. At that time the message "Ready" is displayed. Then the program sets about determining the baud rate from the host computer.

To determine the baud rate, the program compares data received by the UART to a test byte equal to '55' hex. The receiver is first set to 19200 baud. If ten bytes are received which are not equal to the test byte, the baud rate is reduced. This sequence is repeated until a valid test byte is received. If ten failures occur at 50 baud, the entire process begins again at 19200 baud. If a valid test byte is received, the program waits for ten more to arrive before concluding that it has determined the correct baud rate. If at this time an improper byte is received or a receiver error (overrun, framing, or parity) is intercepted, the task begins again at 19200 baud.

In order to get to this point, the host or the modem must assert CD true. The host must transmit a sequence of test bytes equal to '55' hex with 8 data bits, odd parity, and 1 or 2 stop bits. The test bytes should be separated by approximately 0.1 second to avoid overrun errors.

When the program has determined the baud rate, the message:

"Found Baud Rate x"

is displayed on the screen, where "x" is a letter from A to P, meaning:

A = 50 baud	E = 150	l = 1800	M = 4800
B = 75	F = 300	J = 2000	N = 7200
C = 110	G = 600	K = 2400	O = 9600
D = 134.5	H = 1200	L = 3600	P = 19200

The same message less the character signifying the baud rate is transmitted to the host, with the same baud rate and protocol. This message is the signal to the host to stop transmitting test bytes.

After the program has transmitted the baud rate message, it reads from the UART data register in order to clear any overrun error that may have occurred due to the test bytes coming in during the transmission of the message. This is because the receiver must be made ready to receive a sync byte signalling the beginning of the command file. For this reason, it is important that the host wait until the entire baud rate message (16 characters) is received before transmitting the sync byte, which is equal to 'FF' hex.

When the loader receives the sync byte, the message:

"Loading"

is displayed on the screen. Again, the same message is transmitted to the host, and, again, the host must wait for the entire transmission before starting into the command file.

If the receiver should intercept a receive error while waiting for the sync byte, the entire operation up to this point is aborted. The video display is cleared and the message:

## "Error, x"

is displayed near the bottom of the screen, where "x" is a letter from B to H, meaning:

- B = parity error
- C = framing error
- D = parity & framing errors
- E = overrun error
- F = parity & overrun errors
- G = framing & overrun errors
- H = parity & framing & overrun errors

The message:

"Error"

is then transmitted to the host. The entire process is then repeated from the "Not Ready" message. A six second delay is inserted before reinitialization. This is longer than the time required to transmit five bytes at 50 baud, so there is no need to be extra careful here.

If the sync byte is received without error, then the "Loading" message is transmitted and the program is ready to receive the command file. After receiving the "Loading" message the host can transmit the file without nulls or delays between bytes.

(Since the file represents Z80 machine code and all 256 combinations are meaningful, it would be disastrous to transmit nulls or other ASCII control codes as fillers, acknowledgement, or start-stop bytes. The only control codes needed are the standard command file control bytes.)

Data can be transmitted to the loader at 19200 baud with no delays inserted. Two stop bits are recommended at high baud rates.

See the File Loader description for more information on file loading.

If a receive error should occur during file loading, the abort procedure described above will take place, so when attempting remote control, it is wise to monitor the host receiver during transmission of the file. When the host is near the object board, as is the case in the factory application, or when more than one board is being loaded, it may be advantageous or even necessary to ignore the transmitted responses of the object board(s) and to manually pace the test byte, sync byte, and command file phases of the transmission process, using the video display for handshaking.

## System Programmers Information

The Model 4P Boot ROM uses two areas of RAM while it is running. These are 4000H to 40FFH and 4300H to 43FFH. (For 512 byte boot sectors, the second area is 4300H to 44FFH.) If the Model III ROM Image is loaded, additional areas are used. See the technical reference manual for the system you are using for a list of these areas.

Operating systems that want to support a software restart by reexecuting the contents of the boot ROM can accomplish this in one of two ways. If the operating system relies on the Model III ROM-Image, then jump to location 0 as you have in the past. If the operating system is a Model 4 mode package, a simple way is to code the following instructions in your assembly and load them before you want to reset:

Absolute Location	Instruction	
0000	DI	
0001	LD	<b>A</b> ,1
0003	OUT	(9CH),A

These instructions cause the boot ROM to become addressable. After executing the OUT instruction, the next instruction executed will be one in the boot ROM. (These instructions also exist in the Model III ROM image at location 0.) The boot ROM has been written so that the first instruction is at address 0005. The hardware must be in memory mode 0 or else the boot ROM will not be switched in. This operation can be done with an OUT instruction and then a RST 0 can be executed to have the ROM switched in.

Restarts can be redirected at any time while the ROM is switched in. All restarts jump to fixed locations in RAM and these areas may be changed to point to the routine that is to be executed.

Restart	RAM Location	Default Use
0	none	Cold Start/Boot
8	4000H	Disk I/O Request
10	4003H	Display string
18	4006H	Display block
20	4009H	Byte Fetch (Called by Loader)
28	400CH	File Loader
30	400FH	Keyboard scanner
38	4012H	Reserved for future use
66	4015H	NMI (Floppy I/O Command Complete)

The above routines have fixed entry parameters. These are described here.

## Disk I/O Request (RST 8H)

# 1 for floppy, 2 for hard disk Command Initialize 1 Restore 4 Seek 6 Read 12 (All reads have an implied seek) Sector number to read The contents of the location disktype (405CH) are added to this value before an actual read. If the disk is a two sided floppy, just add 18 to the sector number.

DE Cylinder number. (Only E is used in floppy operations) HL Address where data from a read operation is to be stored.

#### Returns

Accepts

А

в

С

## Success, Operation Completed Error, Error code in A

### Error Codes

Z

NZ

3	Hard Disk drive is not ready
4	Floppy disk drive is not ready
5	Hard Disk drive is not available
6	Floppy disk drive is not available
7	Drive Not Ready and no Index (Disk in
	drive, door open)
8	CRC Error
9	Seek Error
11	Lost Data
12	ID Not Found

## **Display String (RST 10H)**

Accepts	
HL	Pointer to text to be displayed.
	Text must be terminated with a null (0).
DE	Offset position on screen where text is to
	be displayed.
	(A 0000H will be the upper left-hand cor-
	ner of the display.)
Returns	
Success Always	
Α	Altered
DE	Points to next position on video
HL	Points to the null (0).

### **Display Block (RST 18H)**

Accepts						
HL	Points	Points to control vector in the format:				
	+0	Screen Offset				
	+2	Pointer to text, terminated with				
	null					
	+4	Pointer to text, terminated with				
	null					
	+ n	word FFFFH End of control				
		vector				
or	+ n	word FFFEH Next word is				
		new Screen				
		Offset				

If Z flag is set on entry, then the first screen offset is read from DE instead of from the control vector.

Each string is positioned after the previous string, unless a FFFEH entry is found. This is used heavily in the ROM to reduce duplication of words in error messages.

Returns	
Success Always	
DE	Points to next position on video

## Byte Fetch (RST 20H)

Accepts None Returns	
Z	Success, byte in A
NZ	Failure, error code in A
Errors	
	Any errors from the disk I/O call and:
2	ROM Image can't be loaded — Too many extents
10	ROM Image can't be loaded — Disk drive is not ready

#### File Loader (RST 28H)

Accepts None

#### Returns

Z	Success
NZ	Failure, error code in A
Errors	
	Any errors from the disk I/O call of the
	byte fetch call and:
0	The ROM image was not found on drive 0

There are several pieces of information left in memory by the boot ROM which are useful to system programmers. These are shown below:

Description ROM Image Selected selected or A-G) Boot type 1 = Floppy 2 = Hard disk 3 = ARCNET 4 = RS-232C 5 - 7 = Reserved	d (% for none
Boot Sector Size (1 f	or 256, 2 for 512)
RS-232 Baud Rate (	only valid on RS-
232 boot)	
Function Key Selecte	ed
0 = No function key	selected
<f1> or &lt;1&gt;</f1>	86
<f2> or &lt;2&gt;</f2>	87
<f3> or &lt;3&gt;</f3>	88
<caps></caps>	85
<ctrl></ctrl>	84
<left-shift></left-shift>	82
<right-shift></right-shift>	83
Reserved	80-81 and 89-90
Break Key Indication	i (non-zero if
<break> pressed)</break>	
Disk type	(0 for LDOS/ TRSDOS 6,1 for TRSDOS 1.x)
	ROM Image Selected selected or A-G) Boot type 1 = Floppy 2 = Hard disk 3 = ARCNET 4 = RS-232C 5 - 7 = Reserved Boot Sector Size (1 f RS-232 Baud Rate (of 232 boot) Function Key Selected 0 = No function key <f1> or &lt;1&gt; <f2> or &lt;2&gt; <f3> or &lt;3&gt; <caps> <ctrl> <left-shift> Reserved Break Key Indication &lt;Break&gt; pressed)</left-shift></ctrl></caps></f3></f2></f1>

Keep in mind that Model III ROM image will initialize these areas, so this information is useful only to the Model 4 mode programmer.

### 5.2.7 RAM

Two configurations of Random Access Memory (RAM) are available on the Model 4P: 64K and 128K. The 64K and 128K option use the 6665-type 64K x 1 200NS Dynamic RAM, which requires only a single + 5v supply voltage.

The DRAMs require multiplexed incoming address lines. This is accomplished by ICs U110 and U111 which are 74LS157 multiplexers. Data to and from the DRAMs are buffered by a 74LS245 (U118) which is controlled by Gate Array 4.2 (U106). The proper timing signals RAS0\*, RAS1\*, MUX\*, and CAS\* are generated by a delay line circuit U94. U116 (1/2 of a 74S112) and U117 (1/4 of a 74F08) are used to generate a precharge circuit. During M1 cycles of the Z80A in 4 MHz mode, the high time in MREQ has a minimum time of 110 nanosecs. The specification of 6665 DRAM requires a minimum of 120 nanosecs so this circuit will shorten the MREQ signal during the M1 cycle. The resulting signal PMREQ is used to start a RAM memory cycle through U114 (a 74S64). Each different cycle is controlled at U114 to maintain a fast M1 cycle so no wait states are required. The output of U114 (PRAS\*) is ANDed with RFSH to not allow MUX\* and CAS\* to be generated during a REFRESH cycle. PRAS\* also generates either RAS0\* or RAS1\*, depending on which bank of RAM the CPU is selecting. GCAS\* generated by the delay line U94 is latched by U116 (1/2 of a 74S112) and held to the end of the memory cycle. The output of U116 is ANDed with VIDEO signal to disable the CAS\* signal from occurring if the cycle is a video memory access. Refer to M1 Cycle Timing (Figure 5-8. and 5-9.), Memory Read and Memory Write Cycle Timing (Figure 5-10.) and (Figure 5-11.).



Figure 5-22. Memory



Figure 5-23. Memory



Figure 5-24. Memory



Will Change From L to H

Change From Lito H

Figure 5-25. M1 Cycle Timing (2MHZ)



-

Figure 5-26. M1 Cycle Timing (4MHZ)



Figure 5-27. Memory Read Cycle Timing



\_\_\_\_

Figure 5-28. Memory Write Cycle Timing

	Memory Map — Model 4P		Mode 1	$\begin{array}{rllllllllllllllllllllllllllllllllllll$	
Mode 0	$\begin{array}{rcl} SEL0 &= 0 &= 0V \\ SEL1 &= 0 &= 0V \\ ROM &= 1 &= 0V \end{array}$		0000 — 37FF 3800 — 3BFF 3C00 — 3FFF	RAM Keyboard Video	14K 1K 1K
0000 — 0FFF 1000 — 37FF 37E8 — 37E9	Boot ROM RAM (Read Only) Printer Status (Read Only)	4K 10K 2	4000 — FFFF	RAM	48K
3800 — 3BFF 3C00 — 3FFF 4000 — FFFF	Keyboard Video RAM	1K 1K 48K	Mode 2	SEL0 = 0 = 0V SEL1 = 1 = +5V ROM = X = Don't Care	
Mode 0	$\begin{array}{rcl} SEL0 &= 0 &= 0V \\ SEL1 &= 0 &= 0V \\ ROM &= 0 &= +5V \end{array}$		0000 — F3FF F400 — F7FF F800 — FFFF	RAM Keyboard Video	61K 1K 2K
0000 — 37FF 37E8 — 37E9 3800 — 3BFF	RAM (Read Only) Printer Status (Read Only) Keyboard	14K 2 1K 1K	Mode 3	$\begin{array}{rll} SEL0 &= 1 &= +5V \\ SEL1 &= 1 &= +5V \\ ROM &= X &= Don't  Care \end{array}$	
3C00 — 3FFF 4000 — FFFF	Video RAM	48K	0000 — FFFF	RAM	64K
Mode 1	SEL0 = 1 = +5V SEL1 = 0 = 0V ROM = 1 = 0V				
0000 — 0FFF 0000 — 0FFF 1000 — 37FF 3800 — 3BFF 3C00 — 3FFF 4000 — FFFF	Boot ROM RAM (Write Only) RAM Keyboard Video RAM	4K 4K 10K 1K 1K 48K			

# I/O Port Assignment

	Normally	,	
Port #	Used	Out	In
FC — FF	FF	CASSOUT *	MODIN *
F8 — FB	F8	LPOUT *	LPIN *
F4 F7	F4	DRVSEL*	(RESERVED)
F0 — F3		DISKOUT *	DISKIN *
F0	F0	FDC COMMAND REG.	FDC STATUS REG.
F1	F1	FDC TRACK REG.	FDC TRACK REG.
F2	F2	FDC SECTOR REG.	FDC SECTOR REG.
F3	F3	FDC DATA REG.	FDC DATA REG.
EC — EF	EC	MODOUT *	RTCIN *
E8 — EB	-	RS232OUT *	RS232IN *
E8	E8	UART MASTER RESET	MODEM STATUS
E9	E9	BAUD RATE GEN. REG.	(RESERVED)
EA	EA	UART CONTROL AND	UART STATUS REG.
		MODEM CONTROL REG	
EB	EB	UART TRANSMIT	UART HOLDING REG.
		HOLDING REG.	(RESET D.R.)
E4 — E7	E4	WR NMI MASK REG. *	RD NMI STATUS *
E0 — E3	E0	WR INT MASK REG. *	RD INT MASK REG. *
A0 — DF	-	(RESERVED)	(RESERVED)
9C — 9F	9C	BOOT *	(RESERVED)
94 — 9B		(RESERVED)	(RESERVED)
90 — 93	90	SEN *	(RESERVED)
8C — 8F	-	GSEL0 *	GSEL0 *
88 — 8B	-	CRTCCS *	(RESERVED)
88, 8A	88	CRCT ADD. REG.	(RESERVED)
89, 8B	89	CRCT DATA REG.	(RESERVED)
84 87	84	OPREG *	(RESERVED)
80 — 83	-	GSEL1 *	GSEL1 *

I/O Port Descr	iption	Name: Port Add	dress:	LPIN * F8 — FB
Name:	CASSOUT *	Access:		READ ONLY
Port Address:		Descript	tion:	Input line printer status
Access:	WRITE ONLY	<b>D</b> 0	-	
Description:	Output data to cassette or for sound	D0 — D3	3 =	(RESERVED)
	generation	D4		FAULT
Note: The M	lodel 4P does not support cassette storage,			1 = TRUE
	ort is only used to generate sound that was to			0 = FALSE
	put via cassette port. The Model 4P sends			
data te	o onboard sound circuit.	D5		UNIT SELECT 1 = TRUE
D0 =	Cassette output level (sound data output)			0 = FALSE
- 50				
D1 =	Reserved	D6		OUTPAPER
				1 = TRUE 0 = FALSE
D2 — D7 =	Undefined			
		D7	=	BUSY
Name:	MODIN * (CASSIN *)			1 = TRUE
Port Address:				0 = FALSE
Access:	READ ONLY			
Description:	Configuration Status	Name:		DRVSEL *
D0 =	0		dress:	F4 — F7
20	•	Access		WRITE ONLY
D1 =	CASSMOTORON STATUS	Descrip	tion:	Output FDC Configuration
D2 =	MODSEL STATUS	Note:		It to this port will <b>ALWAYS</b> cause a 1-2 mscc. psecond) wait to the Z80.
D3 =	ENALTSET STATUS	D0		DRIVE SELECT 0
D4 =	ENEXTIO STATUS	D1		DRIVE SELECT 1
D5 =	(NOT USED)	D2	-	(RESERVED)
D6 =	FAST STATUS			(((((((((((((((((((((((((((((((((((((((
50 –		D3	=	(RESERVED)
D7 =	0	54		
		D4		SDSEL 0 = SIDE 0
Name:	LPOUT *			1 = SIDE 1
Port Address:				
Access:	WRITE ONLY	D5	=	PRECOMPEN
Description:	Output data to line printer			<ul><li>0 = No write precompensation</li><li>1 = Write Precompensation enabled</li></ul>
	ASCII BYTE TO BE PRINTED			
D0 — D7 =		D6	=	WSGEN 0 = No wait state generated 1 = wait state generated
		Note:		vait state is to sync Z80 with FDC chip during opperation.
		D7	=	DDEN * 0 = Single Density enabled (FM) 1 = Double Density enabled (MFM)

Name: Port Address: Access: Description:	DISKOUT * F0 — F3 WRITE ONLY Output to FDC Control Registers		ENEXTIO 0 = External IO Bus disabled 1 = External IO Bus enabled
Port F0 = FDC	Command Register		(RESERVED)
Port F1 = FDC	Track Register		FAST 0 = 2 MHZ Mode 1 = 4 MHZ Mode
Port F2 = FDC	Sector Register		(RESERVED)
Port $F3 = FDC$	Data Register	-	
(Refer to FDC 1	Manual for Bit Assignments)	Name: Port Address: Access:	RTCIN * EC EF READ ONLY
Name: Port Address:	DISKIN * F0 — F3		Clear Real Time Clock Interrupt
Access: Description:	READ ONLY Input FDC Control Registers	D0 — D7 =	DON'T CARE
Port $F0 = FDC$	Status Register	Name: Port Address:	RS232OUT *
Port F1 = FDC	Track Register	Access:	WRITE ONLY UART Control, Data Control, Modem Control,
Port $F2 = FDC$	Sector Register	·	BRG Control
Port F3 $=$ FDC	Data Register	Port E8 = UAF	RT Master Reset
(Refer to FDC I	Manual for Bit Assignment)	Port E9 - BAU	ID Rate Gen. Register
Name:	MODOUT *	Port EA = UAF	RT Control Register (Modem Control Reg.)
Port Address: Access:	EC — EF WRITE ONLY	Port EB = UAF	RT Transmit Holding Reg.
Description:	Output to Configuration Latch	(Refer to Mode	I III or 4 Manual for Bit Assignments)
Dt –	(RESERVED) CASSMOTORON (Sound enable) 0 = Cassette Motor Off (Sound enabled) 1 = Cassette Motor On (Sound disabled)	Name: Port Address: Access: Description:	READ ONLY
	MODSEL 0 = 64 or 80 character mode 1 = 32 or 40 character mode	Port E8 = MOI Port E9 = (RE	
		Port EA = UAF	RT Status Register
	<ul><li>0 = Alternate character set disabled</li><li>1 = Alternate character set enabled</li></ul>	Port EB = UAF	RT Receive Holding Register (Resets DR)
		(Refer to Mode	III or 4 Manual for Bit Assignments)

-

Name:WRNMIMASKREG *Port Address:E4 E7Access:WRITE ONLYDescription:Output NMI LatchD0 D5= (RESERVED)D6= ENMOTOROFFINT 0 = Disables Motoroff NMI 1 = Enables Motoroff NMID7= ENINTRQ 0 = Disables INTRQ NMI 1 = Enables INTRQ NMI	D5       = ENRECINT         0 = RS232 Rec. Data Reg. full int. disabled         1 = RS232 Rec. Data Reg. full int. enabled         D6       = ENERRORINT         0 = RS232 UART Error interrupts disabled         1 = RS232 UART Error interrupts enabled         D7       = (RESERVED)         Name:       RDINTSTATUS *         Port Address:       E0 E3         Access:       READ ONLY         Description:       Input INT Status
Name:RDNMISTATUS *Port Address:E4 — E7Access:READ ONLYDescription:Input NMI Status	D0 - D1 = (RESERVED) $D2 = RTC INT$
D0 = 0	D3 = IOBUS INT
	D4 = RS232 XMIT INT
D2 - D4 = (RESERVED)	D5 = RS232 REC INT
D5 = RESET (not needed) 0 = Reset Asserted (Problem) 1 = Reset Negated	D6 = RS232 UART ERROR INT D7 = (RESERVED)
D6 = MOTOROFF 0 = Motoroff Asserted 1 = Motoroff Negated D7 = INTRQ	Name: BOOT * Port Address: 9C 9F Access: WRITE ONLY
0 = INTRQ Asserted 1 = INTRQ Negated	<b>Description:</b> Enable or Disable Boot ROM $D0 = ROM^*$ 0 = Boot ROM Disabled
Name: WRINTMASKREG *	1 = Boot ROM Enabled
Port Address: E0 — E3 Access: WRITE ONLY	D1 - D7 = (RESERVED)
Description: Output INT Latch	
D0 - D1 = (RESERVED)	Name: SEN * Port Address: 90 — 93
D2 = ENRTC 0 = Real time clock interrupt disabled 1 = Real time clock interrupt enabled	Access: WRITE ONLY Description: Sound output
D3 = ENIOBUSINT 0 = External IO Bus interrupt disabled 1 = External IO Bus interrupt enabled	D0 = SOUND DATA $D1 - D7 = (RESERVED)$
D4 = ENXMITINT 0 = RS232 Xmit Holding Reg. empty int. disabled 1 = RS232 Xmit Holding Reg. empty int. enabled	

Name: **OPREG**\* Port Address: 84 Access: WRITE ONLY Description: Output to operation reg. D0 = SEL0 D1 = SEL1 MODE SEL1 SEL0 0 0 0 0 1 1 0 2 1 1 1 3 D2 = 8064 0 = 64 character mode 1 = 80 character mode D3 = INVERSE 0 = Inverse video disabled 1 = Inverse video enabled D4 = SRCPAGE — Points to the page to be mapped as new page 0 = U64K, L32K Page 1 = U64K, U32K Page D5 = ENPAGE — Enables mapping of new page 0 = Page mapping disabled 1 = Page mapping enabled D6 = DESPAGE - Points to the page where new page is to be mapped; 0 = L64K, U32K Page 1 = L64K, L32K Page D7 = PAGE

- 0 = Page 0 of Video Memory
  - 1 = Page 1 of Video Memory

## 5.2.8 Video Circuit

The heart of the video display circuit in the Model 4P is the 68045 Cathode Ray Tube Controller (CRTC), U42. The CRTC is a preprogrammed video controller that provides two screen formats: 64 by 16 and 80 by 24. The format is controlled by pin 3 of the CRTC (8064\*). The CRTC generates all of the necessary signals required for the video display. These signals are VSYNC (Vertical Sync), HSYNC (Horizontal Sync) for proper sync of the monitor, DISPEN (Display Enable) which indicates when video data should be output to the monitor, the refresh memory addresses (MA0-MA13) which addresses the video RAM, and the row addresses (RA0-RA4) which indicates which scan line row is being displayed. The CRTC also provides hardware scrolling by writing to the internal Memory Start Address Register by OUTing to Port 88H. The internal cursor control of the 68045 is not used in the Model 4P video circuit.

Since the 80 by 24 screen requires 1,920 screen memory locations, a 2K by 8 static RAM (U82) is used for the video RAM. Addressing to the video RAM (U82) is provided by the 68045 when refreshing the screen and by the CPU when updating of the data is performed. These two sets of address lines are multiplexed by three 74LS157s (U41, U61, and U81). The multiplexers are switched by CRTCLK which allows the CRTC to address the video RAM during the high state of CRTCLK and the CPU access during the low state. A10 from the CPU is controlled by PAGE\* which allows two display pages in the 64 by 16 format. When updates to the video RAM are performed by the CPU, the CPU is held in a WAIT state until the CRTC is not addressing the video RAM. This operation allows reads and writes to video RAM without causing hashing on the screen. The circuit that performs this function is a 74LS244 buffer (U84), an 8 bit transparent latch, 74LS373 (U83) and a Delay line circuit shared with Dynamic RAM timing circuit consisting of a 74LS74 (U98), 74LS32 (U96), 74LS04 (U95), 74LS00 (U92), 74LS02 (U69), and Delay Line (U94). During a CPU Read Access to the Video RAM, the address is decoded by the GA 4.2 and asserts VIDEO\* low. This is inverted by U95 (1/6 of 74LS04) which pulls one input of U92 (1/4 of 74LS00) and in turn asserts VWAIT \* low to the CPU. RD is high at this time and is latched into U98 (1/2 of 74LS74) on the rising edge of XADR7\*, inverse of CRTCLK.

When RD is latched by U98, the Q output goes low releasing WAIT\* from the CPU. The same signal also is sent to the Delay Line (U94) through U117 (1/4 of 74F08). The Delay line delays the falling edge 240 ns for VLATCH\* which latches the read data from the video RAM at U83. The data is latched so the CRTC can refresh the next address location and prevent any hashing. MRD\* decoded by U106 and a memory read is ORed with VIDEO\* which enables the data from U83 to the data bus. The CPU then reads the data and completes the cycle. A CPU write is slightly more complex in operation. As in the RD cycle, VIDEO\* is asserted low which asserts VWAIT\* low to the CPU. WR is high at this time which is NANDed with VIDEO and synced with CRTCLK to create VRAMDIS that disables the video RAM output. On the rising edge of XADR7\*, WR is latched into U98 (1/2 of 74LS74) which releases VWAIT\* and starts cycle through the Delay Line. After 30ns DLYVWR\* (Delayed video write) is asserted low which also asserts VBUFEN\* (Video Buffer Enable) low. VBUFEN\* enabled data from the Data bus to the video RAM. Approximately 120ns later DLYVWR\* is negated high which writes the data to the video RAM and negates VBUFEN\* turning off buffer. The CPU then completes WR cycle to the video RAM. Refer to Video RAM CPU Access Timing Figure 5-12 for timing of above RD or WR cycles.

During screen refresh, CRTCLK is high allowing the CRTC to address Video RAM. The data out of the video RAM is latched by LOAD\* into Gate Array 4.3 (U102). INVERSE\* determines if character should be alpha-numeric only (IN-VERSE\* high) or unchanged (INVERSE\* low). A9 is decoded with ENALTSET (Enable Alternate Set) and 7, which controls the alternate set in the character generator ROM. See ENALTSET Control Table below.

ENALTSET	Q7	Q6	A9
0	0	0	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0



FIGURE 5-29. Video RAM CPU Access Timing

RA0-RA3, row addresses from the CRTC are used to control which scan line is being displayed. The Model 4P has a 4-bit full adder 74LS283 (U101) to modify the Row address. During a character display DLYGRAPHIC\* is high which applies a high to all 4 bits to be added to row address. This will result in subtracting one from Row address count and allow all characters to be displayed one scan line lower. The purpose is so inverse characters will appear within the inverse block. When a graphic block is displayed DLYGRAPHIC\* is low which causes the row address to be unmodified. Moving jumper from E14-E15 to E15-E16 will disable this circuit.

DLYCHAR\* and DLYGRAPHICS are inverse signals and control which data is to be loaded into the internal shift register of U102. When DLYCHAR\* is low and DLYGRAPHIC\* is high, the Character Generator ROM (U103) is enabled to output data. When DLYCHAR\* is high and DLYGRAPHIC\* is low the graphics characters are internally buffered to the shift register. The data is loaded into the internal shift register on the rising edge of SHIFT\* when LOADS\* is low. Serial video data is output U102.19. The video information is inverted by U142 and F83, is filtered by R14 (47 ohm resistor), and C227 (100 pf Cap) and output to video monitor. VSYNC and HSYNC are buffered by (1/ 2 of 74LS86) U143 and are also output to video monitor. Refer to Video Circuit Timing Figure 5-30 and Inverse Video Timing Figure 5-19 for timing relationships of Video Circuit.

# 5.2.9 Keyboard

The keyboard interface of the Model 4P consists of open collector drivers which drive an 8 by 8 key matrix keyboard and an inverting buffer which buffers the key or keys pressed on the data bus. The open collector drivers (U57 and U77 (7416) are driven by address lines A0-A7 which drive the column lines of the keyboard matrix. The ROW lines of the keyboard are pulled up by a 1.5 kohm resistor pack RP2. The ROW lines are buffered and inverted onto the data bus by U78 (74LS240) which is enabled when KEYBD\* is a logic low. KEYBD\* is a memory mapped decode of addresses 3800-3BFF in Model III Mode and F400-F7FF in Model 4/4P mode. Refer to the Memory Map under Address Decode for more information. During real time operation, the CPU will scan the keyboard periodically to check if any keys are pressed. If no key is pressed, the resistor pack RP2 keeps the inputs of U78 at a logic high. U78 inverts the data to a logic low and buffers it to the data bus which is read by the CPU. If a key is pressed when the CPU scans the correct column line, the key pressed will pull the corresponding row to a logic low. U78 inverts the signal to a logic high which is read by the CPU.

# 5.2.10 Real Time Clock

The Real Time Clock circuit in the Model 4P provides a 30 Hz (in the 2 MHz CPU mode) or 60 Hz (in the 4 MHz CPU mode) interrupt to the CPU. By counting the number of interrupts that have occurred, the CPU can keep track of the time. The 60 Hz vertical sync signal (VSYNC) from the video circuitry is used for the Real Time Clock's reference. In the 2 MHz mode, FAST is a logic low which sets the Preset input, pin 4 of U23 (74LS74), to a logic high. This allows the 60 Hz (VSYNC) to be divided by 2 to 30 Hz. The output of 1/2 of U23 is ORed with the original 60 Hz and then clocks another 74LS74 (1/2 of U23). If the real time clock is enabled (ENRTC at a logic high), the interrupt is latched and pulls the INT\* line low to the CPU. When the CPU recognizes the interrupt, the pulse is counted and the latch reset by pulling RTCIN\* low. In the 4 MHz mode, FAST is a logic high which keeps the first half of U23 in a preset state (the Q\* output at a logic low). The 60 Hz is used to clock the interrupts.

**NOTE:** If interrupts are disabled, the accuracy of the real time clock will suffer.

# 5.2.11 Line Printer Port

The Line Printer Port Interface consists of a pulse generator, an eight-bit latch, and a status line buffer. The status of the line printer is read by the CPU by enabling buffer U3 (74LS244). This buffer is enabled by LPRD\* which is a memory map and port map decode. In Model III mode, only the status can be read from memory location 37E8 or 37E9. The status can be read in all modes by an input from ports F8-FB. For a listing of the bit status, refer to Port Map section.

After the printer driver software determines that the printer is ready for printing (by reading the correct status), the characters to be printed are output to Port F8-FB. U2, a 74LS374 eight-bit latch, latches the character byte and outputs to the line printer. One-half of U1 (74LS123), a one-shot, is then triggered which generates an appropriate strobe signal to the printer which signifies a valid character is ready. The output of the one-shot is buffered by 1/6th of the U51 (74LS04) to prevent noise from the printer cable from false-triggering the one-shot.


Figure 5-30. Video Circuit Timing



.

Figure 5-31. Video Blanking Timing



Figure 5-32. Inverse Video Timing

# 5.2.12 Graphics Port

The Graphics Port (J7) on the Model 4P is provided to attach the optional Graphics Board. The port provides D0-D7 (Data Lines), A0-A3 (Address Lines), IN\*, GEN\* and RESET\* for the necessary interface signals for the Graphics Board. GEN\* is generated by negative ORing Port selects GSEL0\* (8C-8FH) and GSELI\* (80-83H) together by (1/4 of 74LS08) U4. The resulting signal is negative ANDed with IORQ\* by (1/4 of 74S32) U24. Seven timing signals are provided to allow synchronization of Main Logic Board Video and Graphics Board Video. These timing signals are VSYNC, HSYNC, DISPEN, DCLK, H, I, and J. Three control signals from the Graphics Board are used to sync to CPU access and select different video modes. WAIT\* controls the CPU access by causing the CPU to WAIT till video is in retrace area before allowing any writes or reads to Graphics Board RAM. ENGRAF is asserted when Graphics video is displayed. ENGRAF also disables inverse video mode on Main Logic Board Video. CL166\* (Clear 74L166) is used to enable or disable mixing of Main Logic Board Video and Graphics Board Video. If CL166\* is negated high, then mixing is allowed in all for video modes 80 x 24, 40 x 24, 64 x 16, and 32 x 16. If CL166\* is asserted low, this will clear the video shift register U63, which allows no video from the Main Logic Board. In this state 8064\* is automatically asserted low to put screen in 80 x 24 video mode. Refer to Figure 5-16. Graphic Board Video Timing for timing relationships. Refer to the Model 4/4P Graphics Board Service information for service or technical information on the Graphics Board.

# 5.2.13 Sound

The sound circuit in the Model 4P is compatible with the Sound Board which was optional in the Model 4. Sound is generated by alternately setting and clearing data bit D0 during an OUT to port 90H. The state of D0 is latched by U129 (1/2 of a 74LS74) and the output is amplified by Q2 which drives a 8 $\Omega$  speaker. The speed of the software loop determines the frequency, and thus, the pitch of the resulting tone. Since the Model 4P does not have a cassette circuit, some existing software that used the cassette output for sound would have been lost. The Model 4P routes the cassette latch to the sound board through U109. When the CASSMOTORON signal is a logic low, the cassette motor is off, then the cassette output is sent to the sound circuit.

# 5.2.14 I/O Bus Port

The Model 4P Bus is designed to allow easy and convenient interfacing of I/O devices to the Model 4P. The I/O Bus supports all the signals necessary to implement a device compatible with the Z80s I/O structure.

#### Addresses:

A0 to A7 allow selection of up to 256\* input and 256 output devices if external I/O is enabled.

\*Ports 80H to 0FFH are reserved for System use.

Data:

DB0 to DB7 allow transfer of 8-bit data onto the processor data bus is external I/O is enabled.

### Control Lines:

- M1\* Z80A signal specifying an M1 or Operation Code Fetch Cycle or with IOREQ\*, it specifies an Interrupt acknowledge.
- IN\* Z80A signal specifying than an input is in progress. Logic AND of IOREQ\* and WR\*.
- OUT\* Z80A signal specifying that an output is in progress. Logic AND of IOREQ\* and WR\*.
- IOREQ\* Z80A signal specifying that an input or output is in progress or with M1\*, it specifies an interrupt acknowledge.
- 5. RESET\* system reset signal.
- IOBUSINT\* input to the CPU signaling an interrupt from an I/O Bus device if I/O Bus interrupts are enabled.
- IOBUSWAIT\* input to the CPU wait line allowing I/O Bus device to force wait states on the Z80 if external I/O is enabled.
- EXTIOSEL\* input to I/O Bus Port circuit which switches the I/O Bus data bus transceiver and allows and INPUT instruction to read I/O Bus data.

The address line, data line, and all control lines except RESET\* are enabled only when the ENEXIO bit in port EC is set to one.

To enable I/O interrupts, the ENIOBUSINT bit in the PORT E0 (output port) must be a one. However, even if it is disabled from generating interrupts, the status of the IOBUSINT\* line can still read on the appropriate bit of CPU IOPORT E0 (input port).

See Model 4P Port Bit assignments for port 0FF, 0EC, and 0E0.



---

Figure 5-33. Graphic Board Video Timing

The Model 4P CPU board is fully protected from "foreign I/O devices" in that all the I/O Bus signals are buffered and can be disabled under software control. To attach and use and I/O device on the I/O Bus, certain requirements (both hardware and software) must be met.

For input port device use, you must enable external I/O devices by writing to port 0ECH with bit 4 on in the user software. This will enable the data bus address lines and control signals to the I/O Bus edge connector. When the input device is selected, the hardware should acknowledge by asserting EXTIOSEL\* low. This switches the data bus transceiver and allows the CPU to read the contents of the I/O Bus data lines. See Figure 5-17 for the timing. EXTIOSEL\* can be generated by NANDing IN and the I/O port address.

Output port device use is the same as the input port device in use, in that the external I/O devices must be enabled by writing to port 0ECH with bit 4 on in the user software — in the same fashion.

For either input or output devices, the IOBUSWAIT\* control line can be used in the normal way for synchronizing slow devices to the CPU. Note that since dynamic memories are used in the Model 4P, the wait line should be used with caution. Holding the CPU in a wait state for 2 msec or more may cause loss of memory contents since refresh is inhibited during this time. It is recommended that the IOBUSWAIT\* line be held active no more than 500  $\mu$ sec with a 25% duty cycle.

The Model 4P will support Z80 Mode 1 interrupts. A RAM jump table is supported by the LEVEL II BASIC ROMs image and the user must supply the address of his interrupt service routine by writing this address to locations 403E and 403F. When an interrupt occurs, the program will be vectored to the user-supplied address if I/O Bus interrupts have been enabled. To enable I/O Bus interrupts, the user must set bit 3 of Port 0E0H.

# 5.2.15 FDC Circuit

The TRS-80 Model 4P Floppy Disk Interface provices a standard 5-1/4" floppy disk controller. The Floppy Disk Interface supports both single and double density encoding schemes. Write precompensation can be software enabled or disabled beginning at any track, although the system software enables write precompensation for all tracks greater than twenty-one. The amount of write precompensation is 125 nsec and is not adjustable. One or two drives may be controlled by the interface. All data transfers are accomplished by CPU data requests. In double density operation, data transfers are synchronized to the CPU by forcing a wait to the CPU and clearing the wait by a data request from the FDC chip. The end of the data transfer is indicated by generation of a non-maskable interrupt from the interrupt request output of the FDC chip. A hardware watchdog timer insures that any error condition will not hang the wait line to the CPU for a period long enough to destrov RAM contents.



"Inserted by Z80 CPU

Input or Output Cycles with Wait States.



Coincident with IORO\* only on INPUT cycle.

Figure 5-34. I/O Bus Timing Diagram

# **Control and Data Buffering**

The Floppy Disk Controller Board is an I/O port-mapped device which utilizes ports E4H, F0H, F1H, F2H, F3H, and F4H. The decoding logic is implemented on the CPU board. (Refer to Paragraph 5.1.5 Address Decoding for more information on Port Map). U70 is a bi-directional, 8-bit transceiver used to buffer data to and from the FDC and RS-232 circuits. The direction of data transfer is controlled by the combination of control signals DISKIN\*, RS232IN\*, RDINT\*, and RDNMI\*. If any of these signals is active (logic low), U70 is enabled to drive data onto the CPU data bus. If both signals are inactive (logic high), U70 is enabled to receive data from the CPU board data bus. A second buffer (U36) is used to buffer the FDC chip data to the FDC/ RS232 Data Bus, (BD0-BD7), U36 is enabled all the time and its direction controlled by DISKIN\*. Again, if DISKIN\* is active (logic low), data is enabled to drive from the FDC chip to the Main Data Busses. If DISKIN\* is inactive (logic high), data is enabled to be transferred to the FDC chip.

# Nonmaskable Interrupt Logic

Gate Array 4.4 (U18) is used to latch data bits D6 and D7 on the rising edge of the control signal WRNMI\*. This enables the conditions which will generate a non-maskable interrupt to the CPU. The NMI interrupt conditions which are programmed by doing an OUT instruction to port E4H with the appropriate bits set. If data bit 7 is set, an FDC interrupt is enabled to generate an NMI interrupt. If data bit 7 is reset, interrupt requests request from the FDC are disabled. If data bit 6 is set, a Motor Time Out is enabled to generate an NMI interrupt. If data bit 6 is reset, interrupts on Motor Time Out are disabled. An IN instruction from port E4H enables the CPU to determine the source of the nonmaskable interrupt. Data bit 7 indicates the status of FDC interrupt request (INTRQ) (0 = true, 1 = false). Data bit 6 indicates the status of Motor Time Out (0 = true, 1 = false). Data bit 5 indicates the status of the Reset signal (0 = true, 1 = false). The control signal RDNMI\* gates this status onto the CPU data bus when active (logic low).

# **Drive Select Latch and Motor ON Logic**

Selecting a drive prior to disk I/O operation is accomplished by doing an OUT instruction to port F4H with the proper bit set. The following table describes the bit allocation of the Drive Select Latch:

Data Bit	Function
D0	Selects Drive 0 when set*
D1	Selects Drive 1 when set*
D2	Selects Drive 2 when set*
D3	Selects Drive 3 when set*
D4	Selects Side 0 when reset
	Selects Side 1 when set
D5	Write precompensation enabled when set,
	disabled when reset
D6	Generates WAIT if set
D7	Selects MFM mode if set
	Selects FM mode if reset

\*Only one of these bits should be set per output

Hex D flip-flop U54 (74L174) latches the drive select bits, side select and FM\*/MFM bits on the rising edge of the control signal DRVSEL\*. Gate Array 4.4 (U18) is used to latch the Wait Enable and Write precompensation enable bits on the rising edge of DRVSEL\*. The rising edge of DRVSEL\* also triggers a one-shot (1/2 of U54, 74LS123) which produces a Motor On to the disk drives. The duration of the Motor On signal is approximately three seconds. The spindle motors are not designed for Continuous operation. Therefore, the inactive state of the Motor On signal is used to clear the Drive Select Latch, which de-selects any drives which were previously selected. The Motor On one-shot is retriggerable by simply executing another OUT instruction to the Drive Select Latch.

# Wait State Generation and WAITIMOUT Logic

As previously mentioned, a wait state to the CPU can be initiated by an OUT to the Drive Select Latch with D6 set. Pin 18 of U18 will go high after this operation. This signal is inverted by 1/4th of U15 and is routed to the CPU where it forces the Z80A into a wait state. The Z80A will remain in the wait state as long as WAIT\* is low. Once initiated, the WAIT\* will remain low until one of five conditions is satisfied. If INTRQ, DRQ, and RESET, inputs become active (logic high), it causes WAIT\* to go high which allows the Z80 to exit the wait state. An internal timer in U18 serves as a watchdog timer to insure that a wait condition will not persist long enough to destroy dynamic RAM contents. This internal watchdog timer logic will limit the duration of a wait to 1024 $\mu$ sec, even if the FDC chip should fail to generate a DRQ or an INTRQ.

If an OUT to Drive Select Latch is initiated with D6 reset (logic low), a WAIT is still generated. The internal timer in U18 will count to 2 which will clear the WAIT state. This allows the WAIT to occur only during the OUT instruction to prevent violating any Dynamic RAM parameters.

**NOTE:** This automatic WAIT will cause a .5-1 µsec wait each time an out to Drive Select Latch is performed.

# **Clock Generation Logic**

A 16 MHz crystal oscillator and a Gate Array 4.4 (U18) are used to generate the clock signals required by the FDC board. The 6 MHz oscillator is implemented internal to U18 and a quartz crystal (Y2). The output of the oscillator is divided by 2 to generate an 8 MHz clock. This is used by the FDC 1773 for all internal timing and data separation. U18 further divides the 16 MHz clock to drive the watchdog timer circuit.

# **Disk Bus Output Drivers**

High current open collector drivers U15 and U34 are used to buffer the output signals from the FDC circuit to the disk drives.

# Write Precompensation and Write Data Pulse Shaping Logic

All Write Precompensation is generated internal to the FDC chip 1773 (U17). Write Precompensation is enabled when W6 goes high and Write Precompensation is enabled from software. This signal is multiplexed with RDY by W6 is fed into pin 20 of U17. Write Data is output pin 22 of U17 and is shaped by a one-shot (1/2 of U56) which stretches the data pulses to approximately 500 nsec.

# **Floppy Disk Controller Chip**

The 1773 is an MOS LSI device which performs the functions of a floppy disk formatter/controller in a single chip implementation. The following port addresses are assigned to the internal registers of the 1773 FDC chip:

Port No.	Function
F0H	Command/Status Register
F1H	Track Register
F2H	Sector Register
F3H	Data Register

# 5.2.16 RS-232-C Circuit

### **RS-232C Technical Description**

The RS-232C circuit for the Model 4P computer supports asynchronous serial transmissions and conforms to the EIA RS-232C standards at the input-output interface connector (J4). The heart of the circuit is the TR1865 Asynchronous Receiver/Transmitter U33. It performs the job of converting the parallel byte data from the CPU to a serial data stream including start, stop, and parity bits. For a more detailed description of how this LSI circuit performs these functions, refer to the TR1865 data sheets and application notes. The transmit and receive clock rates that the TR1865 needs are supplied by the Baud Rate Generator U73 (BR1943). This circuit takes the 5.0688 MHz supplied by the system timing circuit and the programmed information received from the CPU over the data bus and divides the basic clock rate to provide two clocks. The rates available from the BRG go from 50 Baud to 19200 Baud. See the BRG table for the complete list.

### **BRG Programming Table**

Nibble Loaded	Transmit/ Receive Baud Rate	16X Clock	Supported by SETCOM
OН	50	0.8 kHz	Yes
1H	75	1.2 kHz	Yes
2H	110	1.76 kHz	Yes
зн	134.5	2.1523 kHz	Yes
4H	150	2.4 kHz	Yes
5H	300	4.8 kHz	Yes
6H	600	9.6 kHz	Yes
7H	1200	19.2 kHz	Yes
8H	1800	28.8 kHz	Yes
9H	2000	32.081 kHz	Yes
AH	2400	38.4 kHz	Yes
вн	3600	57.6 kHz	Yes
СН	4800	76.8 kHz	Yes
DH	7200	115.2 kHz	Yes
EH	9600	153.6 kHz	Yes
FH	19200	307.2 kHz	Yes

The RS-232C circuit is port mapped and the ports used are E8 to EB. Following is a description of each port on both input and output.

Port	Input	Output
E8	Modem status	Master Reset, enables UART control register load
EA	UART status	UART control register load and modem control
E9	Not Used	Baud rate register load enable bit
EB	Receiver Holding register	Transmitter Holding register

Interrupts are supported in the RS-232C circuit by the Interrupt mask register and the Status register internal to GA 4.5 (U31) which allow the CPU to see which kind of interrupt has occurred. Interrupts can be generated on receiver data register full, transmitter register empty, and any one of the errors — parity, framing, or data overrun. This allows a minimum of CPU overhead in transferring data to or from the UART. The interrupt mask register is port E0 (write) and the interrupt status register is port E0 (read). Refer to the IO Port description for a full breakdown of all interrupts and their bit positions. All Model I, III, and 4 software written for the RS-232-C interface is compatible with the Model 4P RS-232-C circuit, provided the software does not use the sense switches to configure the interface. The programmer can get around this problem by directly programming the BRG and UART for the desired configuration or by using the SETCOM command of the disk operating system to configure the interface. The TRS-80 RS-232C Interface hardware manual has a good discussion of the RS-232C standard and specific programming examples (Catalog Number 26-1145).

# **Pinout Listing**

The following list is a pinout description of the DB-25 connector (P1).

# Pin No. Signal

- 1 PGND (Protective Ground)
- 2 TD (Transmit Data)
- 3 RD (Receive Data)
- 4 RTS (Request to Send)
- 5 CTS (Clear To Send)
- 6 DSR (Data Set Ready)
- 7 SGND (Signal Ground)
- 8 CD (Carrier Detect)
- 19 SRTS (Spare Request to Send)
- 20 DTR (Data Terminal Ready)
- 22 RI (Ring Indicate)

# 5.2.17 CPU Board Troubleshooting Guide

This section is a general guide for service personnel to check out and troubleshoot the Model 4P Main Logic CPU Board. Procedures in section 4 Troubleshooting should be followed before proceeding to following steps. This guide will provide step by step procedures to help isolate the faulty area on the CPU board. Knowledge of each area of the CPU board is necessary to determine exact component failure. Refer of CPU Board Schematics and Theory of Operation during troubleshooting for specific check points and testing.

- No video messages are displayed and correct data does not appear at video output connector J9.
   If above condition exists, go to 2; if video okay, but Model 4P does not boot properly, go to 10.
   If video and boot-up is okay, go to 15.
- Check for video timing signal DCLK from Gate Array 4.1 (U148) in 64 x 16 and 80 x 24.
  If okay, go to 3; if one or both modes bad, go to 7.
- Check for proper timing signals output from U148 (SHIFT\*, XADR7\*, CRTCLK, POT\*, LOAD\*, LOADS\*).
   If okay, then go to 4; if one or more bad, replace U148 or U128.
- Check if 68046 U42 is working properly and has correct input signals.
   If all okay, then go to 5. If bad, replace U42 or check for input signals where they originate.
- 5. Check for timing and proper signals U102. If bad, replace as necessary; if okay, go to 6.
- 6. Check output of pin 4 of U142 and repair as necessary.
- 7. Check for 20M clock at pin 2 of U148. If okay, go to 8; if bad, replace Y1 or U148.
- Check for outputs of U148 (PCLK, RS232CLK). If okay, then go to 9; if any bad, replace U148.
- 9. Check for 12M at output of U146 pin 8. If okay, then video should work; if bad, replace 146.
- Run Memory Test in Boot ROM by holding down period (.) and toggling Reset.
   If memory checks okay, then go to 11; if not, check memory circuit and/or replace RAM chips.
- Check Clock circuit of Floppy Disk Controller. If 16MHz and 8 MHz okay, go to 12; if bad, repair or replace necessary components.
- 12. Check for all incoming signals to the FDC chip U17. If any bad, repair as necessary; if okay, go to 13.

- 13. Check all handshaking signals to FDC chip from CPU. If okay, go to 14; if bad, repair as necessary.
- Check Data Bus and control lines.
  If okay, then problem still exists in Floppy Disk Circuit or Floppy Disk Drive. Refer to each section accordingly. If bad, replace as necessary.
- 15. If unit boots okay, then boot Model 4P Diagnostics Diskette and execute each diagnostic to isolate any minor problems on CPU Board.





REV

















TANSRS 02-Mar-84 (TANDY INC.) VIATI (SEG-0PAD-0) GESSL0 🛛

# Model 4P Gate Array PC Board

Sym	Description		Part Number
Cl-6	Capacitor .]	l mfd 50V Mono Axial	8374104
C9-18	Capacitor .]	l mfd 50V Mono Axial	8374104
C22-24			8374104
C27-31			8374104
C33			8374104
C34			8374104
C36			8374104
C41			8374104
C42	Capacitor .]		8374104
C45			8374104
C50			8374104
C55-57			8374104
C61			8374104
C67			8374104
C69			8374104
C70			8374104
C72			8374104
C73			8374104
C77			8374104
C78			8374104
C81-89			8374104
C91			8374104
C92			8374104
C94-96			8374104
C98			8374104
C101-106	Capacitor .1		8374104
C108-111			8374104
C114-118			8374104
C121			8374104
C124			8374104
C125			8374104
C129			8374104
C133-140			8374104
C142			8374104
C143			8374104
C146	-		8374104
C148			8374104
C153-160	-		8374104
C201-211	-		8326221
C212			B302104
C213		-	
C213	_		8303224 8303224
C214 C215			B326101
C216		pfd 50V C. Disk Npo Ax	
C217,		pfd 50V C. Disk NPO Ax	
C218		—	8374104
C219		-	B301223
	Rad	o bra con c. Draw 700 (	
C220		pfd 50V C. Disk NPO Ax 8	3300224

Model 4P Gate Array PC Board			
Svm	Description	Part Number	
C221	Capacitor 22 pfd 50V C. Disk NPO Ax	8300224	
C222	Capacitor 100 pfd 50V C. Disk Ax	8301104	
C223	Capacitor 100 pfd 50V C. Disk Ax	8301104	
C223	Capacitor .1 mfd 50V Mono Axial	8374104	
	Capacitor 100 pfd 50V C. Disk Ax		
C226	Capacitor 100 pfd 50V C. Disk Ax	8301104	
C227	Capacitor .1 mfd 50V Mono Axial	8374104	
C228	Capacitor .1 Mid 500 Mono Akiai		
CR1	Diode 1N4148	8150148	
El-8,14-16	Staking Pins	8529014	
FB1-4	Ferrite Bead	8419014	
τ.4	Connector, 25-Pin (RS232) DB25	8519109	
J4 J5	Connector, 34-Pin (Floppy Disk)	8519120	
-	Header	8519184	
J6	Connector, Dual 8 (Keyboard) Header Rt. Angle	0019104	
<b>T</b> 7	Connector, 34-Pin (Graphics) Header	8519120	
J7	Connector, 3-Pin (Reset) Header	8519215	
J8	Connector, 6-Pin (Video) Header	8519211	
J9	Connector, 4-Pin (Power) Header	8519210	
J10	Connector, 4-Pin (Power, header		
Ql	Transistor 2N3906	8100906	
Rl	Resistor 20 kohm 1/4W 5%	8207320	
	Resistor 160 kohm 1/4W 5%	8207416	
R2	Nebracor room #/ ++	8207247	
R3-5		8207457	
R6	Resistor 4.7 Meg Office $1/4W$ 58	8207247	
R8	Resistor 4.7 kohm 1/4W 5%	8207022	
R9	Resistor 22 ohm 1/4W 5%	8207047	
R10	Resistor 47 ohm 1/4W 5%	8207056	
Rll	Resistor 56 ohm 1/4W 5%		
R12	Resistor 4.7 kohm 1/4W 5%	8207247	
R13	Resistor 27 ohm 1/4W 5%	8207027	
R14	Resistor 47 ohm 1/4W 5%	8207047	
R15-17	Resistor 150 ohm 1/4W 5%	8207115	
R18	Resistor 3.6 kohm 1/4W 5%	8207236	
R19	Resistor 22 ohm 1/2W 5%	8217022	
R20	Resistor 4.7 kohm 1/4W 5%	8207247	
R21-23	Resistor 27 ohm 1/4W 5%	8207027	
R24	Resistor 2.2 kohm 1/4W 5%	8207222	
R24 R25	Resistor 100 kohm 1/4W 5%	8207410	
	Resistor 750 ohm $1/4W$ 5%	8207175	
R26	Resistor 4.7 kohm $1/4W$ 5%	8207247	
R27	Resistor 10 kohm 1/4W 5%	8207310	
R28	Resistor 10 kohm 1/4W 5%	8207310	
R29	Resistor 150 ohm 1/4W 5%	8207115	
R30	VEBISCOT TOA OUM TAAN 20		

Sym		Part Number
========		
RPl	Resistor Pak 27 ohm DIP 16-Pin	8290027
RP2	Resistor Pak 1.5 kohm SIP 10-Pin	
RP4	Resistor Pak 150 ohm SIP 10-Pin	8290013
sl	Speaker 8 ohm	8490008
Ul	IC 74LS123 Multivibrator	8020123
U2	IC 74LS374 Flip Flop	8020374
U3	IC 74LS244 Octal Buffer	8020244
U4	IC 74LS08 Quad 2-In AND	8020008
U5	IC 74LS04 Hex Inverter	8020004
U6	IC 74LS245 Tranceiver	8020245
U 9	IC 74LS244 Octal Buffer	8020244
U10	IC 74LS367 Hex Driver	8020367
Ull	IC 1489 Receiver	8050189
U12	IC 1488 Driver	8050188
U13	IC 1489 Receiver	8050189
U14	IC 7416 Hex Inverter	8000016
U15	IC 7416 Hex Inverter	8000016
U16	IC 74LS367 Hex Driver	8020367
U17	IC WD1773	8040773
U <b>18</b>	IC 4.4 Floppy Support Array	8040544
U22	IC 74LS02 2-In NOR	8020002
U23	IC 74LS74 Flip Flop	8020074
U24	IC 74LS74 FIID FIOD IC 74LS32 Quad 2-In OR	8020032
U27	IC 74LS244 Octal Buffer	8020244
U28-30	IC 74LS138 Quad 2-In NAND	8020138
U31	IC 4.5 RS232C Support Array	8040545
U33	IC TR1865 UART	8040865
U34	IC 74LS174 Hex Flip-Flop	8020174
U36	IC 74LS245 Tranceiver	8020245
U41	IC 74LS157 Multiplexer	8020157
U42	IC 68A045 CRTC	8040045
U45	IC Z80A CPU	8047880
U50	IC 74LS21 Dual 4-In AND	8020021
U55 U56	IC 74LS08 Quad 2-In AND	8020008
U56 U57	IC 74LS123 Multivibrator	8020123
U61	IC 7416 Hex Inverter	8000016
U67	IC 74LS157 Multiplexer	8020157
U69	IC 74LS244 Octal Buffer	8020244
U70*	IC 68A332 4K X 8 300NS ROM	8075332
U70~	IC 74LS245 Tranceiver	8020245
U73	IC 74LS244 Octal Buffer IC BR1943 Clock Gen.	8020244
U73 U77	IC 7416 Hex Inverter	8040943
U78	IC 7418 Hex Inverter IC 74LS240 Octal Buffer	8000016 8020240

\* NOTE: Starred (\*) IC to be socketed

Model 4P Ga	te Array PC Board		
Sym	Description	Part Number	
*==========			
** 0 1	TC 7410357 Multiployor	8020157	
U81	IC 74LS157 Multiplexer IC 4016 2K X 8 RAM Static 200NS	8040116	
U82	IC 74LS373 Octal Latch	8020373	
U83	IC 74LS373 Octal Buffer	8020244	
U84	IC 74LS273 Octal Flip-Flop	8020273	
U85 U86*	IC 74LS275 Octai Filp-Filp IC 74LS245 Tranceiver	8020245	
U87	IC 74F04 Hex Inverter	8015004	
U87 U88	IC 74LS11 Triple 3-In AND	8020011	
U89	IC 74LS27 Triple 3-In NOR	8020027	
U91	IC 74LS04 Hex Inverter	8020004	
U92	IC 74LS00 Quad 2-In NAND	8020000	
U94	Delay Line	8429020	
U95	IC 74LS04 Hex Inverter	8020004	
U96	IC 74LS32 Quad 2-In OR	8020032	
U98	IC 74LS74 Flip Flop	8020074	
U101	IC 74LS283 Binary Adder	8020283	
U102	IC 4.3 Video Support Array	8040543	
U103	IC MCM68A316E Character ROM	8049007	
U104	IC 74LS04 Hex Inverter	8020004	
U105	IC 74LS32 Quad 2-In OR	8020032	
U106	IC 4.2 Address Decode Array	8040542	
U108	IC 74LS51 AND-OR Invert	8020051	
U109	IC 74LS02 2-In NOR	8020002	
U110	IC 74LS157 Multiplexer	8020157	
U111	IC 74LS157 Multiplexer	8020157	
U114	IC 74S64 AND-OR-Invert	8010064	
U115	IC 74S32 Quad 2-In OR	8010032	
U116	IC 74S112 J-K Flip Flop	8010112	
U117	IC 74F08 Quad 2-In AND	8015008	
U <b>l18</b>	IC 74LS245 Tranceiver	8020245	
U121	IC 74LS14 Hex Inverter	8020014	
U124	IC 74LS174 Hex Flip-Flop	8020174	
U125	IC 74LS244 Octal Buffer	8020244	
U129	IC 74LS74 Flip Flop	8020074	
U133-140	IC MCM6665 64K DRAM 200NS	8040665	
U142	IC 74LS02 2-In NOR	8020002	
U146	IC PLL Multimodule	8409036	
U148	IC 4.1 System Timing Array	8040541	

\* NOTE: Starred (\*) IC to be socketed

- ·

Sym	Description	Part Number
U1 <b>7</b>	Socket 28-Pin DIP	8509007
U <b>18,</b>	Socket 24-Pin DIP	8509001
U31	Socket 40-Pin DIP	8509002
U33	Socket 40-Pin DIP	8509002
U42	Socket 40-Pin DIP	8509002
U45	Socket 40-Pin DIP	8509002
U69,	Socket 24-Pin DIP	8509001
U70	Socket 20-Pin DIP	8509009
U73	Socket 18-Pin DIP	8509006
U82,	Socket 24-Pin DIP	8509001
U86	Socket 20-Pin DIP	8509009
U102	Socket 40-Pin DIP	8509002
U103	Socket 24-Pin DIP	8509001
U106	Socket 40-Pin DIP	8509002
	Socket 16-Pin DIP	8509003
U148	Socket 24-Pin DIP	8509001
U153-160,	Socket 16-Pin DIP	8509003
Y1	Crystal 20.2752 MHz (2 Lead)	8409031
¥2	Crystal 16 MHz Parallel Resonant	8409038
	Low Cost Model 4P PC Board Sub Assy.	8858011
	Low Cost Model 4P Board Rev. "-"	8709524

# **5.3 MINI-DISK DRIVES**

The Model 4P utilizes two 5-1/4" Flexible Disk Drive assemblies. These drives are internally mounted with Drive 0 at the left and Drive 1 at the right when facing the CRT display. They are compact, low profile drives that require only half the space normally required. The drives use an ANSI-compatible, Industry Standard, 5-1/4 inch diskette and contain 48 tracks per inch.

Two different types of drives are used in the Model 4P. One is a double-sided recording device. Both are capable of reading and writing in single-density format on a diskette. The drives have double density capability when a Modified Frequency Modulated (MFM) or other appropriate recording technique is used. Encoding and decoding of the data is done by the user's controller.

Service information and schematics for the Mini-Disk Drive are contained in the Manufacturer's Operating and Service Manual at the rear of this manual.

### 5.4 POWER SUPPLY ASSEMBLY

### 5.4.1 Power Supply

# **Basic Principle**

A switching power supply circuit employs a high-speed semiconductor switch to control the storage and release of electrical energy in an inductor and provide regulated DC output voltages with a minimum loss of energy in heat-dissipating elements. There are several schemes for achieving this result which differ primarily in the arrangement of the basic circuit elements. These elements include a switch, an inductor, a rectifier, a capacitor and a DC voltage source.

An arrangement well-suited for economical power supplies with rated power outputs under 100 watts is the FLYBACK CON-VERTER shown in Figure 5-35. The waveforms in Figure 5-36 are used to describe the operation of the Flyback Converter circuit. For the purpose of this discussion we will assume that the duration of the "ON" time equals the duration of the "OFF" time and Vo = rated output voltage.



Figure 5-35. Basic Flyback Converter





When the switch is closed (ON) at time ta, Vin is impressed across the primary winding of inductor L and the current Isw increases linearly from zero until the switch opens (OFF) at time tb. Note that Isec is zero while the switch is closed. This is because Vsec is negative with respect to Vo thus reverse-biasing diode D. Note that Vsw is also zero while the switch is closed.

When the switch opens at time tb, the magnetic field of L instantly collapses and reverses polarity. At this moment, Vsw is equal to Vin plus the voltage across L just before the switch opened (also equal to Vin). Therefore, at the instant the magnetic field reverses polarity, Vsw = 2Vin. During the interval when the switch is open (tb to tc), the secondary voltage, Vsec, is a replica of the primary voltage Vsw. Diode D is now forward biased due to the polarity of the inductor windings and because the turns ratio, n, is such that:

This biasing replenishes the charge in capacitor C that was delivered to the load R during the ta-tb interval. This is the "flyback" interval and is so named because the inductor releases the energy stored in its magnetic field while the switch is OFF. Several other facts are illustrated by the waveforms of Figure 5-36. First, the voltage across the switch Vsw decays exponentially from 2Vin to Vin during the "OFF" interval. This is because the inductor and the switch timing are adjusted to transfer all of the energy that was stored in the inductor while the switch was ON, into the secondary while the switch is OFF. (Observe that Isec DECREASES linearly with time to zero at the end of the "OFF" time period.) This is known as resetting the core. Thus, at time tc when the switch is ready to turn on again, the DC input voltage Vin is again available to charge the inductor. Also at this time, all currents in the inductor are zero.

Second, since we have assumed that Isw increases linearly with time and that the ON and OFF time periods are equal (50% duty cycle), the average current in the primary, Isw (av), is 1/4 the peak current Isw. Also, the average current in the secondary, which is equal to the load current Io, is 1/4 the peak current in the secondary.

Third, the turns ratio is set by the ratio of the average primary voltage (Vsw) over a full cycle at its lowest value to the maximum permissible output voltage, Vo. The lowest Vsw value occurs at low AC line and maximum output load. In practice, the actual turns ratio, the ratio of peak-to-average voltages and currents, and the duty cycle may be adjusted to compensate for circuit losses.

Fourth, notice the ringing or oscillation that appears on the peak portion of Vsw and Vsec. This oscillation occurs at the resonant frequency of the leakage inductance of the inductor L and the parasitic capacitance of the circuit. The parasitic capacitance includes the interwinding capacitance of the inductor and stray capacitance of the switch. If this oscillation is not damped by a suitable means, the peak voltages may easily exceed the breakdown rating of the switch or the insulation in the inductor.

### **Block Diagram**

The basic circuit illustrated in Figure 5-35 can be divided into three functional blocks: Input DC supply, primary, and secondary. To make use of this model, we need to expand it to provide control for the switch timing and to include sufficient circuitry to satisfy performance and reliability specifications. The complete block diagram is shown in Figure 5-37.



Figure 5-37. Power Supply Block Diagram

The other blocks provide additional output voltages, add safety or protective features, reduce circuit noise, and develop signals for use by the control section. The control section continuously operates the bipolar transistor switch and varies the proportion of ON time to OFF time in response to changes in AC input line voltage or output load current. This is accomplished by feeding back a signal from the output terminals and instructs the control section to increase or decrease the ON time to compensate for a change in the output voltage.

The DC voltage supply to the control section is controlled by the latch circuit when AC power is first applied to the power supply. A built-in timing circuit allows the input DC supply filter capacitor to become fully charged before power is applied to the control section. After the control section circuit starts and secondary voltages reach their regulated output levels, the auxiliary power supply provides the required DC voltage to operate the control section. The latch is reset when the current limit or under-voltage sensors operate, thus removing DC voltage to the Control IC.

There are four secondary or output voltages in addition to the auxiliary supply: +5.05 volt, +12 volt CRT, +12 volt Disk, and -12 volt. The +5.05 and +12 DISK voltages are regulated by the control circuit response to the frequency compensated feedback control signal which comes from the load sense section. Since the load sensing occurs on the secondary side, an optical coupler circuit is necessary to provide safety isolation between the primary side common ground and the secondary side common ground.

All secondary voltages, including the auxiliary + 12 voltage, share the same magnetic flux linkage in the transformer core and are controlled by the flyback inductor. Any change in secondary load currents cause a change in the shared magnetic flux. This change in the flux of the inductor sets up an EMF (electromotive force) which causes a flux in opposition to the one which resulted from the change in load current. Thus, the original change tends to be counteracted and the current delivered to the load remains constant.

The output filters reduce the remaining ripple voltage components of the AC line and switching frequencies to levels low enough to prevent interference with the circuits operated by the supply. Switching frequency components that could be conducted out the AC input terminals are suppressed by the EMI filter to avoid interference with other equipment connected to the power line.

The overvoltage crowbar senses an abnormal rise in the +5.1 volt output and short-circuits the voltage line to the common secondary ground, thus tripping the current limiting circuit which finally shuts down the supply.

The surge limiter at the AC line input prevents the input filter capacitor in-rush current surge from exceeding component ratings or unnecessarily tripping external fuses.

### 5.4.2 Technical Specifications

#### Environment:

Temperature; Operating Storage	0 to 50 C (32 to 122 F)
	− 40 to 85 C (−40 to 185 F)
Humidity; Operating Storage	85% r.h. (a) 35 C (95 F) max.
	95% r.h. @ 55 C (131 F) max.

Input Voltage:

90 to 135 VAC rms, 47 to 63 Hz

### Input Surge Current: 48 amps max.

Efficiency:

70% min. at full load with 115 VAC rms input

Output Voltages:

V1, +5.05 VDC V2, +12 VDC CRT V3, +12 VDC DISK V4, -12 VDC

# Output Power:

continuous 65 watts max.

# Output Current:

	Load		
	Output	Min.	Max.
	V1	1.35 A	4.0 A
Condition 1	V2	0.60 A	1.5 <b>A</b>
(Model III use)	V3	0.40 A	2.1 A
	V4	0.005 A	0.10 A
Condition 2	V1	2.5 A	5.0 A
(Hard Disk use)	V3	0.75 A	2.0 A*
	V4	0.005 A	0.10 A

\*NOTE: V2 and V3 connect in parallel to provide the V3 output. The V3 output will support a 5.0 A peak load which decays to 1.0 A in approx. 8 seconds. V1 and V3 must be within specified regulation when this surge decays to 4.0 A.

### Output Ripple Voltage:

V1	(5.05 VDC)	50mV p-p
10	(	450-14-

- V2 (+12 VDC) 150mV p-p V3 (+12 VDC) 150mV p-p
- V4 (-12 VDC) 150mV p-p
- ( 12 vDC) (30mv p-p
- **NOTE:** Ripple is the composite 100/120 Hz ripple due to the line, plus the high frequency ripple due to the power oscillator. Common mode noise which may be observed due to oscilloscope connections should be ignored.

# **Output Voltage Regulation:**

After initially setting V1, output voltage tolerances under all conditions of rated line, load, and temperature should remain within the following limits:

- V1 (+5.05 VDC) +/- 3%
- V2 (+12 VDC) see \*NOTE
- V3 (+12 VDC) +/- 5%
- V4 (-12 VDC) +25%, -8.3%
- \*NOTE: a) The initial value of V2 must not change by more than +/- 100mV under the following load conditions of V3:
  - A step increase in output current from 0.4 A (initial condition) to 2.4 A, decaying within 60 msec to 2.1 A.
  - A step decrease in output current from 2.1
    A (initial condition) to 0.4 A.
  - b) V2 output voltage may vary +/-5% under all other conditions of rated line, load, and temperature as defined in the specification.

**Over-Current Protection:** 

Power supply will shut down before total power exceeds the point where damage would result. No damage will result when any output is short circuited continuously with 100 milliohms or less.

#### Over-Voltage Protection:

The +5.05 VDC circuit is protected with a "crowbar" circuit with a trip range of 5.8 to 6.8 VDC.

#### Hold-Up Time at Continuous Max Load:

Nominal Line	16 mSec minimum
Low Line	10 mSec minimum

# 5.4.3 Theory of Operation

The basic operating principles of a flyback converter and the necessary functional blocks to form a complete power supply were reviewed in the System Description section. In this part, the operation of each section of the circuit will be analyzed and later these sections will be connected to illustrate the signal flow in the power supply.

# **AC Input**

A conventional bridge rectifier and a filter capacitor are connected directly across the AC line to provide the DC input voltage to the power supply.



Figure 5-38. Input AC Supply

An EMI filter consisting of capacitors C30-C33 and choke T2 are inserted at the input to the rectifier. This filter circuit keeps the high frequency signals generated in the power supply from being conducted into the AC power line. C30 and C31 provide a low impedance to the earth ground terminal for signals common to both hot and neutral sides of the AC line. C32 provides a low impedance dissipative path for the RF signal energy which appears across the line. T2 blocks RF signals common to both sides of the line and reflects them back toward the lower impedance elements near the rectifier. T2 also helps block differential (across-the-line) signals by using the EMF set up by the signal current on one side of the line to oppose the signal current flowing in the other side. C33 serves as a transient bypass capacitor to protect the power supply from large transient voltages that appear on the AC power line. C33 also improves the efficiency of the RFI filter choke T2 by terminating the line in a low impedance to absorb and dissipate any remaining differential RF energy.

R38 is a negative-temperature-coefficient-thermistor which limits the turn-on surge current of the power supply filter capacitor C29. The resistance of this thermistor when "cold" is approximately 10 ohms. As the filter capacitor charges toward the peak value of the AC input voltage, it draws less current from the line. At the same time, the heating effect of the current flowing in the thermistor causes its resistance to decrease until it reaches its rated "hot" resistance of less than 1 ohm. As you can see, the thermistor dissipates very little power when the power supply is in operation. The thermistor is designed to cool rapidly enough, during power loss or turn-off, to limit the turn-on surge after only a few seconds cool-down. The fuse, a fast acting 3.0 amp unit, is selected to ignore the short term turn-on surges, but open quickly in the event of an abnormally high current that would result from a component failure in the DC input supply or current limiting circuits.

### Auxiliary Power Supply

The auxiliary power supply is operational when the main supply is on and not in a shut-down condition. This power supply consists of winding 2-3 on T1, half-wave rectifier CR4, and filter capacitor C14. The voltage output is approximately + 15 volts under normal conditions but momentarily reaches about + 31volts during start-up.

### **Kick Start Latch**

Start up of the circuit is initiated by the kick start latch. This latch is shown in simplified form in Figure 5-39 (a) along with the accompanying waveforms in Figure 5-39 (b). When power is applied, C14 charges toward Vin = +160 volts through R26 with a time constant of approximately RC or 37.5 seconds. However, as we'll see, the kick start latch turns on in 2 or 3 seconds, the time required for the voltage across C14 to reach 30 + Vbe4 = 30.7 volts. At this point Q4 turns on and develops a bias across R21 which turns on Q5.

Referring to Figure 5-39b, as C14 dumps its charge into C1 beginning at time t2, the voltage across C14 starts to decrease toward a level that will be determined by the load composed of U1 and the base drive circuit. Notice that the voltage across C1 momentarily approaches the full 31 volts at time t3 before it drops down under load to about + 15 volts at time t4.



tl:	Power applied
t2:	Latch turns ON
t3:	Cl peak charge
t4:	Cl voltage at loaded value
Vin	= 160 volts

#### Figure 5-39. Kick-Start Latch

With C1 charging rapidly through the low resistance of a saturated Q4 via Vbe5, the reference supply inside U1 develops its 5.0 volt output when the voltage across C1 exceeds about 8 volts. At this point, the supply has not quite yet started, but U1 has a DC supply at pin 10. All that remains is to start up the pulse generator so that the supply operates and replenishes the charge in C14 on each cycle, thus maintaining a DC source for U1 of about + 15 volts. Completion of the start-up sequence occurs when the soft start circuit, described in the next section, has started the pulse generator.

### **Control Section**

The control section consists of the control IC, the primary half of the feedback optocoupler U2, and the base drive circuit for the switching transistor. The control circuit IC has three major parts: an internal regulator, a pulse generator, and an error amplifier section.

The internal reference is a regulated +5.0 DC voltage. This voltage provides the reference voltages for the comparators used in the pulse generator as well as the DC supply voltage for the feedback optical coupler and the internal circuits of U1 except for its output transistors.

The pulse generator section of the control IC has four major parts: (a) sawtooth oscillator; (b) wave-shaping and output circuit; (c) regulating comparator; (d) dead-time comparator. Figure 5-40 illustrates the sawtooth oscillator and output circuit waveforms and the approximate levels of the DC control voltages applied by the comparators to the wave-shaping logic. The oscillator frequency is set by the values of R3 and C7 shown in Figure 5-41.

The amplitude of the sawtooth is set at 3.0 volts (approximately 60% of the 5.0 volt reference voltage). Whenever the sawtooth voltage, Vosc, exceeds both of the DC control voltages, Vreg and Vdt, the output circuit will be in the ON condition.

The DC control voltage, Vreg, set at a quiescent value by R6 and R9, varies in response to changes in the supply's DC output voltages as sensed by U3 and coupled through U2. Notice that these voltages will vary because of changes in output loading, AC input voltage, and also because of the residual 120 Hz ripple component from the main DC supply.

The dead-time control voltage, Vdt, is set at a constant value by R4 and R5 and ensures that the pulse generator "OFF" time will be at least 50% of the sawtooth period. This allows adequate time for the complete transfer of stored energy from the primary to the secondary of transformer T1 as discussed in the section on basic principles. A concept known as duty cycle was introduced in earlier paragraphs. Duty cycle is defined as the ratio of the "ON" time of the sawtooth cycle to the total length of the sawtooth period. Since the sawtooth has a linear ramp characteristic, the duty cycle is also equal to:

	Vosc, pk - Vreg	ton
duty cycle d =		
	Vosc, pk	T period

There are three possible conditions of the duty cycle:

- d = 0 which occurs when either control voltage Vreg or Vdt exceeds the peak value of the sawtooth waveform Vosc.
- d = 50% which occurs when Vreg is less than Vdt. This happens when the loading on the output of the supply is heaviest and the AC input voltage is at its lowest permitted level (see specifications)

0 < d < 50% which occurs during normal operation.

The dead-time control voltage is used in one other important way. Notice the 4.7 ufd capacitor, C2, connected across R4 in Figure 5-41. When power is first applied to the supply, the voltage across the capacitor is zero. Therefore, Vdt = Vref = 5.0volts and no pulses appear at the output because Vdt is greater than Vosc,pk. As C2 charges, Vdt decreases toward 1/2 (Vosc,pk) in a time determined by R5 and C2 as t = 5x15k ohm X 4.7 ufd = 1/3 second. As Vdt decreases past Vosc,pk, very narrow pulses begin appearing at pin 8 of U1. The pulses become successively wider until Vdt is less than Vreg. C2 continues charging until Vdt reaches the final correct value of about 1.5 volts. This action provides the soft start feature of the power supply and allows sufficient time for the DC input supply and latch to reach normal operating conditions before the supply is started. In effect, the load is connected to the supply gradually by the soft start circuit.



Figure 5-40. Oscillator, Pulse Generator Waveforms



Figure 5-41. Control Section
Frequency stability of the sawtooth oscillator is provided by the 2% tolerance and polyester construction of the timing capacitor, C7, and the 100 parts-per-million temperature stability and 1% tolerance of R3. Voltage stability of the DC control voltages is provided by the +/-2 1/2 percent stability of the 5.0 volt reference.

The control section consists of two error amplifiers in U1, the primary half of U2, and associated circuitry shown in Figure 5-41. One of the error amplifiers serves as a regulator or pulse-width modulator which derives the DC control voltage, Vreg, from the signal voltage developed across R7 by the current in U2. This current is a replica of the current developed by U3 in response to the condition of the output voltage at the +5.1v and +12v outputs. This amplifier has a gain of about 10 determined by:

$$A = \frac{R8}{R9} = \frac{22k \text{ ohm}}{R9} = 10$$

The other error amplifier in U1 serves as a shut-down comparator. The positive terminal, pin 14, is set at the +5.0 volt reference and pin 13, the negative terminal or shut-down pin, is tied to the current limit latch. The output of this error amplifier (equal to Vreg since both error amplifier outputs are tied to the wave-shaping logic) will rapidly increase toward the +5.0 volts. Recall that if Vreg exceeds the peak sawtooth voltage, pulses are inhibited and the power supply shuts-down.

### **Base Drive**

Figure 5-42 illustrates the BASE DRIVE circuitry which turns switching transistor Q7 on and off in response to the output of the pulse generator portion of U1. The "ON" circuit is shown in Figure 8a and the "OFF" circuit is shown in Figure 8b. Waveforms for these circuits appear in Figure 5-43.

The output transistor of U1 combined with Q3 forms a Darlington pair. This circuit provides the relatively large current necessary (through coupling capacitor C8) to turn on Q7. R23 limits this base current to a value large enough to turn on Q7 quickly, but not so large that it will exceed the ratings of Q3, C8, or the base emitter junction of Q7, or so large that the turn-off time of Q7 is excessive.

As Q3 turns on, C8 charges to approximately +5 volts and Q7 is driven into saturation. Energy is stored in the primary winding of T1 as the collector current of Q7 increases or "ramps up" at a rate determined by the inductance of the transformer primary winding.

When the output transistor of U1 turns off, the emitters of Q1 and Q2 are initially at the +6 volt level determined by the charge on C8, the Vbe drop of Q7, and the drop across R37. Both base-emitter junctions of the Q1-Q2 Darlington pair are biased ON and the positive terminal of C8 is clamped to nearground by the saturating Q1. At this point, C8 still has most of its charge and the base voltage of Q7 is approximately -4.5volts with respect to ground.



Figure 5-42. Base Drive Circuit



Figure 5-43. Q7 Base Voltage Waveform

With the strong reverse polarity provided by C8 across the base emitter junction of Q7, the "forward" charge stored in the junction capacitance is quickly swept out and Q7 is turned off. C8 continues to discharge through R24 to prepare for the next "ON" cycle. R19 limits the initial discharge of C8 while Q7 is turning off.

Notice the symmetry in the base drive circuit and the key role played by C8 in both the turn-on and turn-off sequences. Because of this crucial role in the circuit, this capacitor is specified as a high temperature, low-equivalent-series-resistance component.

## Primary Circuit and Current Limit Shutdown

### **The Primary Circuit**

The Primary circuit, shown in Figure 5-44 (a), functions exactly as described earlier in the "Basic Principle" section. That is, the switch (Q7) is controlled by the base drive waveform developed by the control section.



Figure 5-44. Primary Side Protection

153

### The Snubber Circuit

Practical transformers cannot couple 100% of the stored energy from the primary to the secondary since all of the flux from the primary fails to link all the secondary turns. A circuit using this practical transformer behaves as though a small fraction of the primary inductance was not wound on the core of the transformer, but instead placed apart from the primary and in series with it. This small, separately-acting inductance does not participate in the transformer action and is called the leakage inductance.

If the resonant circuit, consisting of this leakage inductance and the stray capacitance in the adjacent circuit, has sufficient Q (relatively low resistance losses), a damped oscillation will occur in this resonant circuit when the transistor switch opens. The peak value of this oscillation will add to the Vce =  $2 \times Vin$ which appears across the transistor switch just after turn-off. The combined peak Vce may exceed the transistor breakdown rating if not damped out by the action of a snubber circuit.

When Q7 turns off, the energy stored in the leakage inductance is transferred to the electric field of the total capacitance of C37 plus stray capacitance. (Since C37 capacitance is much larger than the strays, it dominates in this action and tends to limit the peak value of the Q7 turn-off voltage.) If there were no resistance in this series connection of C37-plus-parasitics and leakage inductance, they would exchange this energy back and forth indefinitely. R40 is used to damp this oscillation without excessively slowing the turn-off voltage spike at the collector of Q7.

### Current Limit Circuit and the Shut-Down Sequence

The current limit circuit forces the voltage level at a control pin of U1 to change to a near-zero value very quickly when the current in the transistor switch exceeds a predetermined point. It also removes the supply voltage from the control circuit and resets the kick start latch and soft-start circuits.

The current limit circuit shown in Figure 5-44(c) has three parts: a control bus, a detector, and a latch. The control bus supplies the operating DC voltage to the current limit circuit. It also conducts the current limit signal to control pin 13 and to the reset point in the kick start latch circuit. Diodes CR2 and CR3 steer this signal.

The normal maximum peak current in switching transistor Q7 is 3 amps. The detector transistor Q8 is biased to turn on by the divider action of R35 and R36 whenever the Q7 peak current through R37 exceeds 4 amps. A low-pass filter, formed by R35 and C22, prevents false detections on transient signals that don't represent an over-current condition.

As soon as Q9 turns on, its collector current develops the turnon bias for Q8 across R33, and the Q8-Q9 pair "latches" in the "ON" state until the DC source for the latch is removed. Removal of this DC source occurs when C1 discharges through CR1, thus removing DC voltage from the control IC. Notice also that the kick start latch, Q4 and Q5, is still in the "ON" state and thus provides a discharge path for C14. When the decreasing voltage across C14 is less than approximately one volt, the Q4-Q5 latch also switches off.

At this point in time, all circuits are in an OFF condition except the input DC supply. C14 now begins to re-charge toward the input DC supply to restart the power supply. If a fault remains, the kick start and current limit circuits will continue to shut-down and re-start the power supply several times per second until the fault is removed or AC power to the supply is turned-off.

# Under-Voltage Lockout

The Under-Voltage Lockout, UVL, shuts down the supply whenever the AC input voltage drops below about 90 volts. This occurs when the voltage at pin 13, set by the divider action of R27 and R25, diminishes to a level below the internal reference supply of the control IC. Pulses are inhibited immediately and because the DC supply to the Control IC is no longer replenished by the auxiliary supply, it discharges toward zero.

Why is it important to shut down the supply if the input AC line drops below 90 volts? The answer will become clear when an inherent characteristic of the circuit is discussed, namely, its negative input resistance.

Imagine the situation where the supply is delivering full power to its load and the AC input voltage drops five or ten volts. The supply control circuit responds by increasing the "ON" time of the switching transistor thus increasing the average current in the primary winding. The only way the DC supply can deliver more current is to draw it from the AC line. So the negative change in AC input voltage was accompanied by a positive change in AC input current.

Another way to describe this characteristic is that the supply is a constant power device, that is:

$$Pin = Vin x lin = constant.$$

Thus if V decreases, I will increase, and vice versa. The supply will thus draw more and more current from the AC line if the AC voltage continues to decrease. In order to limit the average current to a safe value, the control circuit senses the input voltage and shuts down the supply before the AC voltage level becomes too low or the AC current input becomes too high.

### **Secondary Outputs**

Each of the secondary windings consist of a half-wave rectifier followed by a pi filter. The input capacitor of the filter stores the charge delivered to it when the rectifier is biased ON by the polarity of the transformer winding. The inductor and the output capacitor form a low-pass filter which removes the switching frequency ripple component.

The current output of the -12 volt supply is much smaller than that of the positive voltage outputs. Because of this, the current limit circuit response is not sufficiently effective to prevent damage to the -12 volt circuit. Therefore, a three terminal regulator with its own current limiting circuit is used to protect the -12volt output.

All of the 12-volt rectifiers are fast recovery types and the +5 volt rectifier is a Schottky type. These diodes feature high switching speeds during turn-off. Their low forward voltage drop minimizes dissipation resulting in maximum efficiency. Each of the positive outputs has a bleeder resistor.

The reason for two separate + 12 volt outputs is to provide sufficient isolation between different types of loads. It is easier to regulate the + 12 volts if the load which contains the DC motors in the disk drives is separated from the rest of the loads. In addition, the + 12 volt "Disk" output (V3) is included in the load sense network in order to minimize the load transients which occur when the disk drives turn on and off. The supply is then better able to regulate the other + 12 volt output (V2) during the severe V3 transitions.

#### Load Sense and Feedback Signal Development

The circuit of Figure 5-45 has three parts. In part (a), the IC's U2 and U3 are biased ON by resistors R11 and R22. These resistors also sense the changes in AC line input voltage to provide line regulation. U2A is the LED half of an optocoupler which serves to isolate the DC ground circuits of primary and secondary while coupling the AC feedback signal via optical coupling. U3 serves as both a stable DC reference voltage which the output voltages are compared against and as an error amplifier which provides the gain necessary for adequate sensitivity of the control IC to load changes.



Figure 5-45. Feedback Signal Development

155

Each of the passive components in the load sensing network is a high stability (+/-100 ppm) part to assure stability of the network over the operating temperature range of the power supply.

Part (b) of Figure 5-45 includes the network which tailors the frequency response of the error amplifier so that it responds to low frequency change only. This network, consisting of R14/C5 and R13/C4, also determines the stability of the power supply by ensuring that the power supply control circuit has no tendency to oscillate.

Part (c) illustrates the load sensing network. Equal currents through R15 are supplied from the + 12V DISK and + 5.05V outputs by R29 and R30. In addition, a portion of the transient signal occurring on the + 12V CRT output (when the motors turn on or off) is fed to R15 by C17. The wiper of R15 feeds a control signal which represents the status of the current loads to the error amplifier U3. U3 amplifies and compensates it then U2 couples that control signal to U1 where it is used to vary the switching transistor (Q7) ON time to adjust the output voltages as necessary. R15 is adjustable to provide the initial set-up of the + 5.05V output when it is installed in a computer.



Figure 5-46. Overvoltage Crowbar

### **Overvoltage Crowbar**

Some of the circuits supplied by the +5 volt output are quite sensitive to voltages in excess of 7 volts. Since some circuits require both +5 and +12 volts, a failure in those circuits could apply +12 volts to the +5-volt bus and thus damage some of the +5-volt circuits. To prevent the +5-volt bus from exceeding a safe level, an SCR, Q6, is used to "crowbar" or short-circuit the +5.05 volt output to the secondary ground bus. This short circuit triggers the current limiting circuit and the supply shuts down until it tries to restart.

Referring to Figure 5-46, VR2 sets the turn-on point of the SCR and R17 develops the gate signal when VR2's Zener breakdown voltage of 5.6 volts is exceeded. C6 and R17 provide current limiting for VR2 and filter the gate signal so Q6 won't respond to transient signals.

#### **Power Chain**

In a sense we have already analyzed the power chain in the section on basic principle of operation. The base drive causes the switching transistor to turn on and off at a prescribed rate. This action alternately stores energy from the DC input in the primary inductance and releases it into the secondary through the flyback transformer action. The energy is then stored in the input filter capacitor at a voltage determined by the transformer turns ratio. Notice that the turns ratio determines the ratio of collector voltage to secondary voltage, both of which are alternating voltages. The ratio of input-to-output DC voltage is determined by the duty cycle and the turns ratio together.

For example, let's look at the +5 volt output of Figure 5-31 at normal loading and approximately 120 VAC input. Under these conditions, the DC input voltage is 168 VDC and the duty cycle is approximately 40%. Thus, our average DC voltage at the switching transistor collector (or across the primary) is 40% of 168 or 67.5 volts. Dividing this average DC voltage by the turns for the 5 volt secondary (54 : 4 = 13.5) gives us 5.0 volts.





Figure 5-47. Power Chain

#### **Control Chain**

Imagine the load end of the feedback path disconnected from the +5.05 volt output terminal and unfolded so that the load sense network is now at the "input". The secondary rectifier (CR5) and filter (C10-C12, L1,) remain as the output. The circuit as it now appears, redrawn in simplified form in Figure 5-48, is known as the control chain. To see how the regulation action occurs, assume a small negative voltage change at the "input" of the feedback network and follow it through the control chain.

This negative voltage change, which would correspond to a slightly heavier load current, appears at pin 1 of U3 as a decreasing voltage. The error amplifier in U3 inverts and amplifies this signal. The positive-going output voltage of U3 at pin 3 causes less current to flow in the internal LED of U2A. A replica of this smaller current, optically coupled and induced in the phototransistor of U2B, develops a reduced voltage across R7 at the non-inverting input of the regulator error amplifier in U1.

The regulator error amplifier in U1 does not invert the signal, but further amplifies it, improving the sensitivity of the control chain to small changes at the power supply output. The regulator error amplifier output is Vreg. Since we established earlier that a negative-going Vreg increases the length of the base drive pulse, Q7 is turned on a little sooner so that it can store more energy from the AC line in the primary inductance. Finally, this increased energy is stored in the filter capacitor C10, C11 during the flyback interval and supplies the increased demand for current that resulted in the original reduction in the output voltage.

More simply stated, the control chain uses an amplified version of the output voltage CHANGE to adjust the width of the base drive pulse through the action of a control voltage at a comparator input.



Figure 5-48. Control Chain Simplified Schematic

# 5.4.4 Troubleshooting Chart for 65 Watt Power Supply

Trouble	Cause	Remedy
open fuse	shorted line input filter capacitor	check and/or replace C33, C32, C31, C30
	shorted bridge	check BR1
	shorted filter capacitor	check C29, C26, R39 check Q7, C37, R40, C26, T1 pri., Q3,
	shorted switching transistor	Q1, R37
Current limit cycle	single rectifier open in bridge	check and/or replace BR1
,	open filter capacitor	check C29
	shorted snubber capacitor or resistor	check C37, R40
	open opto-coupler	check U2
	shorted supply output	check computer for short on $+5V$ , $+12V$
		CRT, +12V DISK, -12V outputs and
		clear shorted condition
	shorted output rectifier	check CR5, CR6, CR7, CR8
	open or shorted output filter capacitor	check C16, C18, C25, C23, C10, C11, C12, C19, C20
	defective crowbar	check Q6
no pulses at pin 8 of U1,	no aux. DC supply	Check and/or replace CR4, C14, T1 aux.
(i.e., supply shut down)	no "kick start"	check R26, Q4, Q5, VR1, CR1, C1
	no base drive	check U1, Q3, R23, C8, R24
	dead-time control divider malfunction	check C2, R4, R5, U1 (for V ref.)
	under-voltage protect divider	check R27, R25, C9, Q9
	malfunction	
	PWM feedback malfunction	check and/or replace U1, U2, C3

# 5.4.5 Testing and Adjustments

The following tests should be performed to guarantee correct operation of the power suply after repairs have been made. The first test checks the primary circuits and is to be made without AC power applied. The second test is a complete operational test with AC power applied.

### Primary, Checks T2, U1

## NO AC POWER APPLIED

- Apply +35 volts DC via 170 ohm, 5 watt resistor from Q4 emitter to the primary side of ground. Primary side ground is the point labeled 1 on the schematic. Also apply 35 volts DC via a 120k ohm resistor and a normally closed SPST switch from Pin 13 of U1 to primary ground. Observe the voltage across C14 as it charges. As it reaches a value near + 31 volts, it should drop to near + 16 volts as Q5 and U1 turn on.
- 2. Check U1 pin 8 and/or Q7 base for a base drive pulse: a 40 kHz square wave of 8/4 volts respectively.
- Switch the SPST switch connecting the 120k ohm resistor from Pin 13 of U1 and check for loss of base drive pulses on Q7.

### Operational, Checks T2, U1, U2

### APPLY AC POWER

- 1. Apply rated maximum loading for condition 1 (Model III use) or condition 2 (5 1/4" Hard Disk use).
- 2. Apply 120 VAC input voltage and observe Q7 current (via loop on PCB) and voltage (at TP2). Supply should start in two to four seconds.
- 3. Observe the +5.05 olt output and adjust R15 until the output is exactly +5.05 volts DC.
- 4. Measure +12V and -12V outputs.
- Check all outputs at Vin = 90 VAC and 135 VAC at:
  (a) minimum and maximum loads
  (b) check + 12V CRT when + 12V DISK varies in transient test.
- 6. Measure ripple. See Measurement Techniques below.
- 7. Measure efficiency. See Measurement Techniques below.
- 8. Test operation of current limit and over-voltage protection circuits by applying +7.0 volts to the +5 volt output.

### **Measurement Techniques**

- Ripple Unit connected to full load at low line. One end of 50 ohm coaxial cable connected to output terminals. Other end of cable (terminated with 0.01uF ceramic cap in series with 51 ohm resistor) connected to scope using BNC T-fitting. Two components at 120 Hz and 40 kHz.
- Efficiency Use Diego Systems Series 200 power monitor.

Power Out

Efficiency -

Power In



.

#### WAVEFORMS

⊗

50 v/d vert.

5 µ/d horiz. DC

See schematic notations. → = 0 reference









⟨E⟩ 1 v/d vert. 5 µs/d horiz. DC



D 1 v/d vert.

5 µs/d horiz. DC

F 5 v/d vert. 5 µs/d horiz. DC



0.2 v/div vert.
 5 µs/d horiz. DC







# PARTS LIST

# Power Supply Assembly 8790049, 65W

Item (	Svm	Description	Part Number
	1	Printed Circuit Board	8709365
	Jl BRl	Fan Output 2-pin verticle Bridge, 2A, 600PIV	8519214 8160402
	c1 c2 c3 c4 c5 c6 c7 c12 c12 c12 c12 c12 c12 c12 c12 c12 c12 c12 c12 c12 c12 c12 c12 c12 c12 c23 c23 c35 c23 c23 c23 c35 c37 c37 c38 c37 c38	lµF, 50, elect., radial $0.001\mu$ F, 63V poly $47\mu$ F, 25V, elect., radial $1\mu$ F, 50V, elect., radial $2200\mu$ F, 10V, elect., radial $2200\mu$ F, 10V, elect., radial $2200\mu$ F, 6.3V, elect., radial $0.01\mu$ F, 50/63V stacked metal $100\mu$ F, 35V, elect., radial $100\mu$ F, 16V, elect., radial $0.1\mu$ F, 50/63V stacked metal $3300\mu$ F, 16V, elect., radial $100\mu$ F, 35V, elect., radial $100\mu$ F, 35V, elect., radial $100\mu$ F, 35V, elect., radial $100\mu$ F, 50/63V stacked metal $.047\mu$ F, 50/63V stacked metal $.01\mu$ F, 50/63V stacked metal $.01\mu$ F, 50/63V stacked metal $.01\mu$ F, 16V, elect., radial $0.1\mu$ F, 250VDC metal poly $2200\mu$ F, 16V, elect., radial $0.1\mu$ F, 250VDC metal poly $2200\mu$ F, 16V, elect., radial $220\mu$ F, 200V, elect., radial Not Used	8326103 8325474 8393474 8393684 8325014 8325014 8326472 8325014 8328224 8328224 8328220 8393104 8327103 8302106 8328221 8304104 8328331 8327102 8393404 8327102 8393474 8393104 8327461 8394106 8328221 8327226 8303475 8327226 8393422

#### PARTS LIST

Power Supply Assembly 8790049, 65W

Part Number Description Sym Item \_\_\_\_\_\_\_ 8393422 .022µF, 63V, poly C39 8150148 Diode, 1N4148, switching CR1 8150002 Diode, 1N4002, 1A/50PIV CR2 8150002 Diode, 1N4002, 1A/50PIV CR3 8150934 Diode, 1N4934, 1A/100PIV CR4 8150035 Diode, MBR1035, 8/10A, 35V, TO-220 CR5 Diode, MUR810, 8A/100PIV, TO-220 Diode, 1N4934, 8A/100PIV 8150810 CR6 8150934 CR7 8150810 MUR810, 8A/100PIV, TO-220 CR8 Not Used CR9 Diode, 1N4002, 1A/50 PIV 8150002 CR10 8150002 Diode, 1N4002, 1A/50 PIV CR11 8479104 F13 amp, AGC 8419006 Inductor, 5.0µh, 10A Ll 8419008 Inductor, 30µh, 5A L2 Not Used Г3 8419008 Inductor, 30µh, 5A L4 8419009 Inductor, 100µh, 3A L5 Transistor, MPSU51A, PNP, TO-202 8100051 01 Transistor, MPSA55, PNP, TO-92 8100055 Q2 8111001 Transistor, MPSU01A, NPN, TO-202 Q3 Transistor, MPSU51A, PNP, TO-202 8100051 04 Transistor, MPSU01A, NPN, TO-202 8111001 Q5 8140122 SCR, 8A/50PIV, TO-220 Q6 Transistor, MJE13006, NPN, 8A, 400V 8110006 07 8100055 Transistor, MPSA55, PNP, TO-92 Q8 8110005 Transistor, MPSA05, NPN, TO-92 Q9 8060060 IC, MC34060 Switching Regulator or U1 8060494 IC, µA/TL494 Switching Regulator 8170035 IC, Opto-isolator, 4N35 U2 8060428 IC, µA/TL431, Positive Shunt Reg. U3 8207210 Resistor, 1K, 1/4W, 5% Rl 8207068 Resistor, 68 ohm, 1/4W, 5% R2 8200328 Resistor, 28K, 1/4W, 1% R3 Resistor, 39K, 1/4W, 5% Resistor, 15K, 1/4W, 5% 8207339 R4 8207315 R5

PARTS LIST

Power Supply Assembly 8790049, 65W

=====	======		
Item	Sym	Description	Part Number
	R6		8207247
	R7	Resistor, 10K, 1/4W, 5%	8207310
	R8		8207322
	R9		8207247
	R10		8207247
	R11		8207110
	R12	Not Used	
	R13		8207318
	R14		8207133
	R14 R15		8279211
	R15 R16		8200232
	R10 R17		8207110
			8207010
	R18		8207001
	R19		
	R20		8207310
	R21		8207115
	R22		8207133
	R23		8248127
	R24		8217022
	R25		8207322
	R26		8247356
	R27		8207439
	R28		8207022
	R29	Resistor, 28K, 1/4W, 1%	8200328
	R30	Resistor, 6.65K, 1/4W, 1%	8200266
	R31	Not Used	
	R32	Resistor, lK, l/4W, 5%	8207210
	R33		8207110
	R34		8207210
	R35		8207068
	R36		8207110
	R37		8248022
	R38		8298010
	R39	Resistor, 56K, 1W, 5%	8248356
	R40	Resistor, 82 ohm, 5W, 5%	8248082
	R41	Resistor, 56K, 1/4W, 5%	8207356
	R42	Resistor, 4.7K, 1/4W, 5%	8207247
	1.12		
	T1	Transformer, Power, 65W flyback	8790063
	т2	Line Choke, 5.5mH/side, 2A	8790045
	VR2	Zener, 1N5232B, 5.6V	8150232
	VRl	Zener, 1N5256B, 30V	8150256
	VR3	Voltage Regulator 79Ml2 -12V	8051912

### MISCELLANEOUS HARDWARE

Clip, Fuse, PC Mount 1/4" Fuse (F1) 8559042 Connector, 2 Pin, Vert. (J1) Connector, 3 Pin (J3) Connector, 13 Pin (J2) Bracket, Heatsink, TO-220 (CR5,6,8) 8729167 Heatsink, Transistor, TO-220 (Q7) Insulator, TO-220, Mica (Q7,CR5,6,8) 8539003 Nut, KEPS, #4-40 (Q7,CR5,6,8) Screw, #4-40 x 3/8" (Q7, CR5,6,8) Washer, Shoulder (Q7, CR5,6,8) Wire, Jumper 20 Ga. (W1,2,5,6) .5" Wire, Jumper 20 Ga. (W7) Wire, Jumper 20 Ga. (W4) Wire, Stranded 600V (W3) 

# 5.5 CRT DISPLAY

# 5.5.1 Specifications

The supply voltage is 12.000 DC, +/-0.10V, from a regulated power supply. The room temperature is 25 degrees C.

		Unit	Nominal	Limit
Power Input (1K=30uA),12V		(A)	0.85	1.0
Input Level				
Horizontal (Positive-going Sync)		(V)	-	TTL Compatible
Vertical (Negative-going Sync)		(V)		TTL Compatible
Video (Positive-White)		(V)	_	TTL Compatible
Video Bandwidth (10Hz - 12MHz)		(dB)	_	+/-3
Horizontal Retrace		(µSec)	8.2	9.5
Vertical Retrace		(µSec)	700	1,000
Scanning Frequency				
Horizontal		(Hz)	15,840	+/-500
Vertical		(Hz)	_	47 - 63
Resolution at Center		(Lines)	-	800
Resolution at Corner		(Lines)		680
Geometric Distortion				
Pin/Barrel distortion on top/bottom		(Inch)	-	+/-0.05
	on Sides	(Inch)		+/-0.038
Trapezoidal Distortion top/bottom		(Inch)	-	0.150
	left/right	(Inch)	-	0.100
Parellogram Distortion		(Inch)	_	0.100
Raster Tilt		(Degree)	_	+/1.0
Linearity		(%)	_	+/-10
Vertical Size				
Video (24 rows)		(Inch)	4.5	+/-0.20
Horizontal Size				
Video (80 characters/Row)		(Inch)	6	+/-0.20



Figure 5-49. Video Monitor 8790613 (612)

## 5.5.2 Adjustment Procedures

Horizontal Synchronization Adjustment (Figures 5-50 thru 5-52)

When there is a pattern on the CRT as shown in Figure 5-50, 5-51, adjust VR301 to terminate scrolling, and then do VR301 slightly to move the video into the center of the raster as illustrated in Figure 5-52.



Figure 5-50.



Figure 5-51.

Vertical Synchronization Adjustment (Figures 5-53, 5-54)

Adjust VR201 to stop scrolling, when video is rolling upward or downward as shown in Figure 5-53. By turning VR201 clockwise and counter-clockwise, the initial points of scrolling can be confirmed. Consequently, set VR201 at the center between the confirmed points.



Figure 5-53.



Figure 5-54.

Vertical Size Adjustment (Figure 5-55)

Generate a full white screen on the CRT, and adjust the video's vertical size to be 4.5".



Figure 5-55.



RASTER

Figure 5-52.

Horizontal Size Adjustment (Figure 5-56)

Generate a full white screen on the CRT. Adjust video's horizontal size with L302 to be 6.0".



Raster Tilt Adjustment (Figures 5-58, 5-59)

Form a series of "-" characters along the horizontal center line as shown in Figure 5-58. Adjust the center line to make A1 = A2 by turning the deflection yoke left and right.



Focus Adjustment (Figure 5-57)

Display a full screen of the character "H" and adjust VR303 so that all the characters are the same size and shape and in sharp focus. While adjusting, observe both peripheral and central areas of the display.



Note: Loosen the cramp screw on the deflection yoke for tilt adjustment as shown in Figure 5-59.



Figure 5-57.



Figure 5-59.

#### Video Centering Adjustment (Figure 5-60)

Display a white screen or a full screen of the character "H" and adjust the centering magnet on the deflection yoke to make L = R and T = B.



Figure 5-60.

Internal Brightness Adjustment (Figure 5-61)

Set the remote brightness control to the center position, and adjust VR302 to hold the raster at the point at which it is first visible.



Figure 5-61.

Video Distortion Adjustment (Figures 5-62, 5-63)

Insert a video distortion-correcting magnet onto the magnetic holder if required, and rotate it for adjustment.

Pincushion/Barrel Correction (Top, Bottom and Sides)

Perform this adjustment if the CRT exhibits the abnormal effects shown in Figure 5-62.

- Step 1. Push the magnet on the yoke mounting pin as shown Figure 5-63. A magnet should be placed only on the pin that corresponds to the affected area.
- Step 2. Rotate the magnet to obtain the desired video display labeled "NORMAL" on Figure 5-62.
- Step 3. If the desired video display cannot be obtained, replace with a proper magnet.



Figure 5-62.

Trapezoidal Correction (Corners) Procedure

Perform this adjustment if the CRT exhibits the abnormal effects as shown in Figure 5-63.

- Step 1. Push a magnet onto the yoke mounting pin as shown in Figure 5-63. Magnet should be placed only on the pin that corresponds to the affected area.
- Step 2. Rotate the magnet to obtain the desired video display, labeled "NORMAL" in Figure 5-63.
- Step 3. If the desired video display cannot be obtained, replace with a proper magnet.



Figure 5-63.

# 5.5.3 Theory of Operation

### Video Control

The DC controlling voltage from P8 determines the level of TTL compatible, positive and non-composite video signal which is provided by the CPU.

### Video Drive and Video Out

Q102 and Q103 are connected in a cascade configuration. The video signal, of which the level is subject to the video control as stated above, comes into the base of Q102. C102 and R105 compensate high frequency. The video out signal (with flat response) is amplified via Q103 and provided to the cathode of CRT501.

### The Vertical Control Process

The vertical control process consists of four stages: Vertical Oscillator, Vertical Drive, Vertical Out and Flyback Generator. These four stages are processed by IC201.

### Vertical Oscillator

A sawtooth wave pattern is generated through C204, R204, VR201 and an oscillator circuit, and synchronized with the negative-going vertical sync signal which is applied to pin 1 of IC201.

### Vertical Drive

A vertical sawtooth wave is AC coupled to the vertical drive amp for linear amplification via C207.

### Vertical Out

The vertical drive is linked to vertical out within IC 201. Vertical output from Pin 8 of IC201 is applied to DY501, and is AC coupled by C209. Part of the output power at R206 is returned to a vertical drive by the NF loop which is made up of C205, C206, R207, and VR202, providing lineality compensation to the electric current which passes across the deflection yoke.

### Flyback Generator

A pulse that exceeds the source voltage (=20V) is generated at the vertical output terminal, Pin 8 of IC201, during retrace. The Flyback pulse generator which consists of D201, C211 and a part of IC201 boosts the source voltage for that period accordingly.

### Horizontal Sync Amp

A TTL compatible, positive-going horizontal drive signal from P-6 is wave-shaped by C301 and R301, amplified by Q301 and applied to the Pin 1 of IC301.

### Phase Detector

The negative-going horizontal pulse is applied to a filter that consists of R306, C306 and C310, used as a sawtooth wave for comparison and is AC coupled via C305 and flows to Pin 3 of IC301. The retrace part of horizontal sawtooth wave and the horizontal sync signal are applied to a phase detector and exist on Pin 4 of the phase detector. This output is used for the phase control of DC through the filter, consisting of C307, C308 and R305.

### Horizontal Oscillator

A horizontal pulse is provided through the horizontal oscillator circuit consisting of C311 and IC301. This oscillator signal is phase-controlled according to the signal from the phase detector out (Pin 4 of IC301). The horizontal oscillator frequency is adjusted by VR301.

### Horizontal Drive

The horizontal oscillator output (which is phase-controlled as stated above), is applied to the horizontal drive buffer for amplification through IC301, and goes out on Pin 7 of IC301.

### X-Ray Protection

When supplied with excessive source voltage (more than about 14V), the X-ray protection of IC301 works to terminate the horizontal oscillator to prevent the CRT from emiting X-rays over the regulated amount. High voltage causes CRT's to emit more X-ray radiation than allowed.

### Horizontal Out

Output power at Pin 7 of the horizontal control process IC is applied to Q303 through T301. Q303 operates a switching function with about  $21\mu$  sec OFF and  $42\mu$  sec ON. An electrical current of sawtooth waves comes to DY501 through Q303 actuating a switching function and a dumper-diode, which helps to deflect the electron beams.

Electrical current passes across DY501. This pulse voltage is enhanced by the FBT, rectified, and used as the anode voltage (11kV), focus voltage (450V) or video voltage (60V).

The output pulse at the collector of Q303 is rectified to be doubled (-160V) and provided as the voltage for internal brightness and focus.

AN5763 1C201

. –



BLOCK DIAGRAM

.

. — .



IC301

**AN5753** 

. .

# BLOCK DIAGRAM

Figure 5-64.



VIDEO MONITOR

DEFLECTION P.C.B. TOP VIEW

9" Video Monitor 879Ø612, Model 4P Computer Item Sym Description Part Number 1 PCB Assembly, CRT U31ØØ5 1 Clip, Fuse 1973Ø3Ø8ØA 1 Connector, Pin 19411Ø78ØA 1 Fuse, 2A 25ØV 251ØØØ79ØA 1 Spring, Tension 434Ø1Ø12ØA 1 Socket, Pin 194Ø1Ø37ØA 1 Socket, Cylindrical 19631ØØ1ØA 1 Cord, Terminal 316Ø1Ø15ØB 1 Cord, Terminal 316Ø1Ø14ØA C1Ø1 Capacitor, 4.7 uF, 50V Elec 20% CEØ4(RB)475M5ØV C1Ø2 Capacitor, 120 pF, 50V Cer 10% CK45B1H121K C1Ø3 Capacitor, Ø.1 uF, 5ØV Mylar 1Ø% CO92M1H1Ø4K Capacitor, 22 uF, 100V Elec 20% C1Ø4 CEØ4C226M1ØØV C1Ø5 Capacitor, Ø.ØØ22 uF, 5ØØV Cer CK45E2H222P C2Ø1 Capacitor, Ø.Ø22 uF, 5ØV Mylar 1Ø% CQ92M1H223K Capacitor,  $\emptyset$ . $\emptyset$ 22 uF, 5 $\emptyset$ V Mylar 1 $\emptyset$ % C2Ø2 CQ92M1H223K C2Ø3 Capacitor, Ø.Øl uF, 5ØV Mylar 1Ø% CQ92M1H1Ø3K C2Ø4 Capacitor, Ø.33 uF, 16V Tant 10% CS15E1C334K C2Ø5 Capacitor, 4.7 uF, 16V Tant 10% CS15E1C475K C2Ø6 Capacitor, 4.7 uF, 16V Tant 10% CS15E1C475K C2Ø7 Capacitor, 33 uF, 16V Elec 20% CEØ4C336M16V C2Ø8 Capacitor, 33 uF, 16V Elec 20% CEØ4C336M16V Capacitor, 33Ø uF, 35V Elec 20% C2Ø9 CEØ4C337M35V C21Ø Capacitor, Ø.Ø33 uF, 50V Mylar 10% CQ92MlH333K C211 Capacitor, 220 uF, 16V Elec 20% CEØ4C227M16V Capacitor, 100 uF, 16V Elec 20% C212 CEØ4C1Ø7M16V C3Ø1 Capacitor, 220 pF, 50V Cer 10% CK45B1H221K C3Ø2 Capacitor, Ø.47 uF, 5ØV Elec 1Ø% CEØ4(RB)474K5ØV C3Ø3 Capacitor, 100 pF, 50V Cer 108 CK45BlH1ØlK Capacitor, Ø.Ø22 uF, 5ØV Mylar 1Ø% C3Ø4 CO92MlH223K C3Ø5 Capacitor, Ø.Ø18 uF, 50V Mylar 10% CO92M1H183K C3Ø6 Capacitor, Ø.Ø18 uF, 50V Mylar 10% CQ92MlH183K C3Ø7 Capacitor, 4.7 uF, 50V Elec 20% CEØ4C475M5ØV C3Ø8 Capacitor, Ø.Øl uF, 5ØV Mylar 1Ø% CO92M1H1Ø3K C3Ø9 Capacitor, 220 uF, 16V Elec 20% CEØ4C227M16V C31Ø Capacitor, 100 pF, 50V Cer NPO CC45CH1H1Ø1J C311 Capacitor, Ø.ØØ47 uF,5ØV Poly 5% CQ92P1H472J C313 Capacitor, 1000 uF, 25V Elec 20% CEØ4C1Ø8M25V C314 Capacitor, Ø.Ø33 uF, 4ØØV Poly 5% CQ92P2G333J C315 Capacitor, Ø.Ø47 uF, 4ØØV Poly 10% CO92P2G473K Capacitor, 1 uF, 250V Elec 20% C316 CEØ4C1Ø5M25ØV C317 Capacitor, Ø.Øl uF, 63ØV Poly 10% CQ92P2J1Ø3K



DEFLECTION P.C.B. BOTTOM VIEW



CRT P.C.B. TOP VIEW



CRT P.C.B. BOTTOM VIEW





-

9" Video Mo	nitor 879Ø612, Model 4P Computer	
Ttom Sym	Description	Part Number
C318 C319 C32Ø C321 C322 C323 C324 C35Ø	Capacitor, Ø.Øl uF, 63ØV Poly 1Ø% Capacitor, Ø.Øl uF, 63ØV Poly 1Ø% Capacitor, Ø.ØØ47 uF, 1ØØØV Cer Capacitor, Ø.ØØ22 uF, 5ØØV Cer Capacitor, Ø.ØØ22 uF, 1ØØØV Cer Capacitor, 1Ø uF, 25V Elec 2Ø% Capacitor, Ø.ØØ22 uF, 5ØØV Cer Capacitor, Ø.ØØ22 uF, 5ØØV Cer Capacitor, Ø.ØØ82 uF, 4ØØV Poly 5% Capacitor, 22Ø uF, 16V Elec 2Ø% Capacitor, Ø.ØØ1 uF, 1ØØØV Cer	CQ92P2J1Ø3K CK45E3A472P CK45E2H222P CK45E3A222P CEØ4(RP)1Ø6M25V CK45E2H222P CK45E2H222P CK45E2H222P CQ92P2G822J CEØ4C227M16V CK45E3A1Ø2P
D1Ø1 D2Ø1 D2Ø2 D2Ø3 D3Ø2 D3Ø3 D3Ø4 D3Ø5	Diode, 1ØE-1, Silicon Diode, 1ØE-1, Silicon Diode, VD1221, Varistor Diode, VD1221, Varistor Diode, BBT4, Silicon Diode, BBT4, Silicon Diode, BBT1Ø, Silicon Diode, BBT1Ø, Silicon	1ØE-1 1ØE-1 VD1221 VD1221 BBT4 BBT4 BBT4 BBT1Ø BBT4
DY5Ø1	Deflection Yoke	58151ØØ3ØA
IC3Ø1 L3Ø1	IC, AN5763, Linear V-Processor IC, AN5763, Linear H-Processor Coil, lØ uH, Linearity Coil, 3Ø uH, Width	AN5763 AN5763 14341ØØ4ØA 14331Ø14ØA
R1Ø1 R1Ø2 R1Ø3 R1Ø4 R1Ø5 R1Ø6 R1Ø7 R1Ø8 R1Ø9 R11Ø R111 R2Ø1 R2Ø2 R2Ø3	Not used Resistor, 15 kohm, 1/4W 5% Carbon Resistor, 1 Mohm, 1/4W 5% Carbon Resistor, 22Ø ohm, 1/4W 5% Carbon Resistor, 33 ohm, 1/4W 5% Carbon Resistor, 91 ohm, 1/4W 5% Carbon Resistor, 47 kohm, 1/4W 5% Carbon Resistor, 1 kohm, 1/4W 5% Carbon Resistor, 1 kohm, 1/4W 5% Carbon Resistor, 1.5 kohm, 3W 5% Met Oxide Resistor, 5.6 kohm, 1/4W 5% Carbon Resistor, 4.7 kohm, 1/4W 5% Carbon Resistor, 4.7 kohm, 1/4W 5% Carbon Resistor, 1ØØ ohm, 1/4W 5% Carbon	RD1/4MB(S)153J RD1/4MB(S)1Ø5J RD1/4MB(S)221J RD1/4MB(S)33ØJ RD1/4MB(S)473J RD1/4MB(S)1Ø2J RD1/4MB(S)1Ø2J RD1/4MB(S)1Ø2J RD1/4MB(S)562J RD1/4MB(S)472J RD1/4MB(S)472J RD1/4MB(S)1Ø1J

-

# 9" Video Monitor 879Ø612, Model 4P Computer

=====		***====================================	=========================
Item =====	Sym ======	Description	Part Number
	R2Ø4	Resistor, 56 kohm, 1/4W 5% Carbon	RD1/4MB(S)563J
	R2Ø5	Resistor, 6.8 ohm, 1/4W 5% Carbon	RD1/4MB(S)6R8J
	R2Ø6	Resistor, 1.2 ohm, 1/2W 5% Carbon	RD1/2MB(S)1R2J
	R2Ø7	Resistor, 4.7 kohm, 1/4W 5% Carbon	RD1/4MB(S)472J
	R2Ø8	Resistor, 220 kohm, 1/4W 5% Carbon	RD1/4MB(S)224J
	R2Ø9	Resistor, 33Ø ohm, 1/4W 5% Carbon	RD1/4MB(S)331J
	R21Ø	Resistor, 8.2 ohm, 1/4W 5% Carbon	RD1/4MB(S)8R2J
	R211	Resistor, 10 kohm, 1/4W 5% Carbon	RD1/4MB(S)1Ø3J
	R212	Resistor, 68 kohm, 1/4W 5% Carbon	RD1/4MB(S)683J
	R213	Resistor, 1 ohm, 1/2W 5% Carbon	RD1/2MB(S)1RØJ
	R3Ø1	Resistor, 10 kohm, 1/4W 5% Carbon	RD1/4MB(S)1Ø3J
	R3Ø2	Resistor, 1.2 kohm, 1/4W 5% Carbon	RD1/4MB(S)122J
	R3Ø3	Resistor, 2.2 kohm, 1/4W 5% Carbon	RD1/4MB(S)222J
	R3Ø4	Resistor, 1Ø kohm, 1/4W 5% Carbon	RD1/4MB(S)1Ø3J
	R3Ø5	Resistor, 3.3 kohm, 1/4W 5% Carbon	RD <b>1/4MB(S)332</b> J
	R3Ø6	Resistor, 22 kohm, 1/4W 5% Carbon	RD1/4MB(S)223J
	R3Ø7	Resistor, 15 kohm, 1/4W 5% Carbon	RD1/4MB(S)153J
	R3Ø8	Resistor, 100 ohm, 2W 5% Met Oxide	RSM2P1Ø1J
	R3Ø9	Resistor, 2.7 kohm, 1/4W 5% Carbon	RD1/4MB(S)272J
	R313	Resistor, 56 ohm, 2W 5% Met Oxide	RSM2P56ØJ
	R314	Resistor, 82 kohm, 1/2W 5% Carbon	RD1/2MB(S)823J
	R315	Resistor, 150 kohm, 1/2W 5% Carbon	RD1/2MB(S)154J
	R316	Resistor, 22Ø kohm, 1/2W 5% Carbon	RD1/2MB(S)224J
	R317	Resistor, 1 Mohm, 1/4W 5% Carbon	RD1/4MB(S)1Ø5J
	R318	Resistor, 220 kohm, 1/4W 5% Carbon	RD1/4MB(S)224J
	R319	Resistor, 220 kohm, 1/4W 5% Carbon	RD1/4MB(S)224J
	R32Ø	Resistor, 270 kohm, 1/4W 5% Carbon	RD1/4MB(S)274J
	R321	Resistor, 150 ohm, 1/4W 5% Carbon	RD1/4MB(S)151J
	R322 R5Ø1	Resistor, 150 ohm, 1/4W 5% Carbon	RD1/4MB(S)151J
	R501 R502	Resistor, 100 kohm, 1/2W 10% Solid	RC1/2GF104K
	R5Ø3	Resistor, 470 ohm, 1/2W 10% Solid	RC1/2GF471K RC1/2GF471K
	R5Ø4	Resistor, 470 ohm, 1/2W 10% Solid Resistor, 56 kohm, 1/2W 10% Solid	RC1/2GF471K RC1/2GF563K
	R5Ø5	Resistor, 56 kohm, 1/2W 10% Solid	RC1/2GF563K
	-	Resiscol, Jo Komm, 1/2W 108 Solid	RC1/ZGFJ0JK
	т3Ø1	Transformer, 15.75 KHz Drive	1Ø851ØØ1MA
	т3Ø2	Transformer, 15.75 KHz Flyback	1Ø8Ø1ØØ3YA
		IC, 2SA733(P), PNP Signal Amp	2SA733(P)
	TR1Ø2	IC, 2SCl3l3(G), NPN, Signal Amp	2SC1313(G)
	TR1Ø3	IC, 2SC2228Y(E), NPN	2SC2228Y(E)
		IC, 2SC536(F), NPN, Signal Amp	2SC536(F)
	TR3Ø2	IC, 2SC2373(K,L), NPN, Hor Output	2SC2373(K,L)

-

9" Vi	deo Mo	nitor 879Ø612, Model 4P Computer	
===== Item	sym	Description	Part Number
	VR2Ø2 VR2Ø3 VR3Ø1 VR3Ø2	Var Resistor, 1ØØ kohm Var Resistor, 2Ø kohm Var Resistor, 1ØØ kohm Var Resistor, 1 kohm Var Resistor, 5ØØ kohm Var Resistor, 2 Mohm	17511Ø139A 17511Ø1ØØA 17511Ø139A 17511ØØ5ØA 17511Ø16ØA 17691Ø93ØA
	VT5Ø1	Cathode Ray Tube	559Ø1ØØ4ØA

-

----

-

tem	-	Description	Part Number
	1	PCB Assembly, CRT	U31ØØ5
	1	Clip, Fuse	1973Ø3Ø8ØA
	1	Connector, Pin	19 <b>4</b> 11Ø78ØA
	1	Fuse, 2A 25ØV	251ØØØ79ØA
	1	Spring, Tension	434Ø1Ø12ØA
	1	Socket, Pin	194Ø1Ø37ØA
	1	Socket, Cylindrical	19631ØØ1ØA
	1	Cord, Terminal	316Ø1Ø15ØB
	1	Cord, Terminal	316Ø1Ø1 <b>4</b> ØA
	ClØl	Capacitor, 4.7 uF, 50V Elec 20%	CEØ4(RB)475M5)
	C1Ø2	Capacitor, 12Ø pF, 5ØV Cer 1Ø%	CK45B1H121K
	C1Ø3	Capacitor, Ø.1 uF, 5ØV Mylar 1Ø%	CQ92MlHlØ4K
	C1Ø4	Capacitor, 22 uF, 100V Elec 20%	CEØ4C226MlØØV
	C1Ø5	Capacitor, Ø.ØØ22 uF, 5ØØV Cer	CK45E2H222P
	C2Ø1	Capacitor, Ø.Ø22 uF, 5ØV Mylar 1Ø%	CQ92MlH223K
	C2Ø2	Capacitor, Ø.Ø22 uF, 5ØV Mylar 1Ø%	СQ92M1H223К
	C2Ø3	Capacitor, Ø.Øl uF, 5ØV Mylar 1Ø%	СQ92м1н1Ø3К
	C2Ø4	Capacitor, Ø.Øl uF, 5ØV Mylar 1Ø% Capacitor, Ø.33 uF, 16V Tant 1Ø%	CS15E1C334K
	C2Ø5	Capacitor, 4.7 uF, 16V Tant 1Ø%	CS15E1C475K
	C2Ø6	Capacitor, 4.7 uF, 16V Tant 1Ø%	CS15E1C475K
	C2Ø7	Capacitor, 33 uF, 16V Elec 20%	CEØ4C336M16V
	C2Ø8	Capacitor, 33 uF, 16V Elec 2Ø%	CEØ4C336M16V
	C2Ø9	Capacitor, 33Ø uF, 35V Elec 2Ø%	CEØ4C337M35V
	C21Ø	Capacitor, Ø.Ø33 uF, 5ØV Mylar 1Ø%	СQ92М1Н333К
	C211	Capacitor, 22Ø uF, 16V Elec 2Ø%	CEØ4C227Ml6V
	C212	Capacitor, 4.7 uF, 5ØV Elec 2Ø%	CEØ4C475M5ØV
	C3Ø1	Capacitor, 220 pF, 50V Cer 10%	CK45BlH22lK
	C3Ø2	Capacitor, Ø.47 uF, 5ØV Elec 1Ø%	CEØ4(RB)474K5
	C3Ø3	Capacitor, 100 pF, 50V Cer 10%	CK45BlHlØlK
	C3Ø4	Capacitor, Ø.Ø22 uF, 5ØV Mylar 1Ø%	CQ92M1H223K
	C3Ø5	Capacitor, Ø.Ø18 uF, 5ØV Mylar 1Ø%	CQ92MlHl83K
	C3Ø6	Capacitor, Ø.Ø18 uF, 50V Mylar 10%	CQ92MlH183K
	C3Ø7	Capacitor, 4.7 uF, 50V Elec 20%	CEØ4C475M5ØV
	C3Ø8	Capacitor, Ø.Øl uF, 5ØV Mylar 1Ø%	СQ92м1н1Ø3к
	C3Ø9	Capacitor, 22Ø uF, 16V Elec 2Ø%	CEØ4C227M16V
	C31Ø	Capacitor, 100 pF, 50V Cer NPO	CC45CH1H1Ø1J
	C311	Capacitor, Ø.ØØ47 uF,5ØV Poly 5%	CQ92P1H472J
	C313	Capacitor, 1000 uF, 25V Elec 20%	CEØ4C1Ø8M25V
	C314	Capacitor, Ø.Ø33 uF, 4ØØV Poly 5%	CQ92P2G333J
	C315	Capacitor, Ø.Ø47 uF, 4ØØV Poly 1Ø%	CQ92P2G473K
	C316	Capacitor, 1 uF, 250V Elec 20%	CEØ4C1Ø5M25ØV
	C317	Capacitor, Ø.Øl uF, 63ØV Poly 1Ø%	CO92P2J1Ø3K

9" Video Monitor 879Ø613 (Green Screen), Model 4P Computer Part Number Item Sym Description Capacitor, Ø.Øl uF, 63ØV Poly 10% CO92P2J1Ø3K C318 Capacitor, Ø.ØØ47 uF, 1ØØØV Cer CK45E3A472P C319 Capacitor, Ø.ØØ22 uF, 5ØØV Cer CK45E2H222P C32Ø Capacitor, Ø.ØØ22 uF, 1ØØØV Cer CK45E3A222P C321 Capacitor, 1Ø uF, 25V Elec 20% CEØ4(RP)1Ø6M25VC322 Capacitor, Ø.ØØ22 uF, 5ØØV Cer CK45E2H222P C323 Capacitor, Ø.ØØ22 uF, 5ØØV Cer CK45E2H222P C324 Capacitor, Ø.ØØ82 uF, 4ØØV Poly 5% CO92P2G822J C35Ø Capacitor, 220 uF, 16V Elec 20% CEØ4C227M16V C4Ø1 Capacitor, Ø.ØØl uF, 1ØØØV Cer CK45E3A1Ø2P C5Ø1 10E-1Diode, 1ØE-1, Silicon D1Ø1 1ØE-1 Diode, 1ØE-1, Silicon D2Ø1 VD1221 D2Ø2 Diode, VD1221, Varistor Diode, VD1221, Varistor VD1221 D2Ø3 Diode, BBT4, Silicon BBT 4 D3Ø2 BBT4 Diode, BBT4, Silicon D3Ø3 BBT 4 Diode, BBT4, Silicon D3Ø4 BBT1Ø Diode, BBT1Ø, Silicon D3Ø5 BBT4 Diode, BBT4, Silicon D3Ø6 58151ØØ3ØA DY501 Deflection Yoke AN5763 IC201 IC, AN5763, Linear V-Processor AN5763 IC3Ø1 IC, AN5763, Linear H-Processor 14341ØØ4ØA Coil, 10 uH, Linearity L3Ø1 14331Ø14ØA Coil, 30 uH, Width L3Ø2 RlØl Not Used RD1/4MB(S)153JResistor, 15 kohm, 1/4W 5% Carbon R1Ø2 RD1/4MB(S)105JResistor, 1 Mohm, 1/4W 5% Carbon R1Ø3 RD1/4MB(S)221J Resistor, 220 ohm, 1/4W 5% Carbon R1Ø4 RD1/4MB(S)33ØJResistor, 33 ohm, 1/4W 5% Carbon R1Ø5 Resistor, 91 ohm, 1/4W 5% Carbon R1Ø6 RD1/4MB(S)473J Resistor, 47 kohm, 1/4W 5% Carbon R1Ø7 RD1/4MB(S)102JResistor, 1 kohm, 1/4W 5% Carbon R1Ø8 RD1/4MB(S)102JResistor, 1 kohm, 1/4W 5% Carbon R1Ø9 Resistor, 1.5 kohm, 3W 5% Met Oxide RSM3P152J R11Ø Resistor, 5.6 kohm, 1/4W 5% Carbon RD1/4MB(S)562J R111 RD1/4MB(S)472J Resistor, 4.7 kohm, 1/4W 5% Carbon R2Ø1 RD1/4MB(S)472JResistor, 4.7 kohm, 1/4W 5% Carbon  $R2\emptyset2$ RD1/4MB(S)101JResistor, 100 ohm, 1/4W 5% Carbon R2Ø3

9" Video Monitor 879Ø613 (Green Screen), Model 4P Computer Part Number Description Item Sym \_ RD1/4MB(S)563J Resistor, 56 kohm, 1/4W 5% Carbon R2Ø4 R2Ø5 Resistor, 6.8 ohm, 1/4W 5% Carbon RD1/4MB(S)6R8JRD1/2MB(S)1R2JR2Ø6 Resistor, 1.2 ohm, 1/2W 5% Carbon Resistor, 4.7 kohm, 1/4W 5% Carbon RD1/4MB(S)472J R2Ø7 Resistor, 220 kohm, 1/4W 5% Carbon RD1/4MB(S)224JR2Ø8 Resistor, 33Ø ohm, 1/4W 5% Carbon RD1/4MB(S)331J R2Ø9 Resistor, 8.2 ohm, 1/4W 5% Carbon RD1/4MB(S)8R2JR21Ø Resistor, 10 kohm, 1/4W 5% Carbon RD1/4MB(S)1Ø3JR211 Resistor, 68 kohm, 1/4W 5% Carbon RD1/4MB(S)683J R212 RD1/2MB(S)1RØJResistor, 1 ohm, 1/2W 5% Carbon R213 RD1/4MB(S)1Ø3J Resistor, 10 kohm, 1/4W 5% Carbon R3Ø1 Resistor, 1.2 kohm, 1/4W 5% Carbon RD1/4MB(S)122J R3Ø2 RD1/4MB(S)222J Resistor, 2.2 kohm, 1/4W 5% Carbon R3Ø3 Resistor, 10 kohm, 1/4W 5% Carbon RD1/4MB(S)1Ø3J R3Ø4 Resistor, 3.3 kohm, 1/4W 5% Carbon RD1/4MB(S)332JR3Ø5 Resistor, 22 kohm, 1/4W 5% Carbon RD1/4MB(S)223J R3Ø6 RD1/4MB(S)153JR3Ø7 Resistor, 15 kohm, 1/4W 5% Carbon Resistor, 100 ohm, 2W 5% Met Oxide RSM2P1Ø1J R3Ø8 RD1/4MB(S)272J Resistor, 2.7 kohm, 1/4W 5% Carbon R3Ø9 RSM2P56ØJ Resistor, 56 ohm, 2W 5% Met Oxide R313 RD1/2MB(S)823JResistor, 82 kohm, 1/2W 5% Carbon R314 RD1/2MB(S)154JR315 Resistor, 150 kohm, 1/2W 5% Carbon Resistor, 22Ø kohm, 1/2W 5% Carbon RD1/2MB(S)224JR316 Resistor, 1 Mohm, 1/4W 5% Carbon RD1/4MB(S)105JR317 Resistor, 22Ø kohm, 1/4W 5% Carbon RD1/4MB(S)224J R318 Resistor, 220 kohm, 1/4W 5% Carbon RD1/4MB(S)224JR319 Resistor, 150 kohm, 1/4W 5% Carbon RD1/4MB(S)154JR32Ø Resistor, 150 ohm, 1/4W 5% Carbon RD1/4MB(S)151J R321 Resistor, 15Ø ohm, 1/4W 5% Carbon RD1/4MB(S)151J R322 Resistor, 1 ohm, 2W 5% Metal Oxide RSN2P1RØJ R35Ø RC1/2GF1Ø4K Resistor, 100 kohm, 1/2W 10% Solid R5Ø1 Resistor, 47Ø ohm, 1/2W 1Ø% Solid RC1/2GF471K R5Ø2 Resistor, 47Ø ohm, 1/2W 1Ø% Solid RC1/2GF471K R5Ø3 Resistor, 56 kohm, 1/2W 10% Solid RC1/2GF563K R5Ø4 Resistor, 56 kohm, 1/2W 10% Solid RC1/2GF563K R5Ø5 1Ø851ØØ1MA т3Ø1 Transformer, 15.75 KHz Drive Transformer, 15.75 KHz Flyback 1Ø8Ø1ØØ3YA т3Ø2 2SA733(P) TR1Ø1 IC, 2SA733(P), PNP Signal Amp TR1Ø2 IC, 2SC1313(G), NPN, Signal Amp 2SC1313(G) TR1Ø3 IC, 2SC2228Y(E), NPN 2SC2228Y(E) TR3Ø1 IC, 2SC536(F), NPN, Signal Amp 2SC536(F) TR3Ø2 IC, 2SC2373(K,L), NPN, Hor Output 2SC2373(K,L)

.

9" Video Monitor 879Ø613 (Green Screen), Model 4P Computer Item Sym Description Part Number VR2Ø1 Var Resistor, 1ØØ kohm 17511Ø139A VR2Ø2 Var Resistor, 2Ø kohm 17511Ø1ØØA VR2Ø3 Var Resistor, 1ØØ kohm 17511Ø139A VR3Ø1 Var Resistor, 1 kohm 17511Ø16ØA VR3Ø2 Var Resistor, 5ØØ kohm 17511Ø16ØA VR3Ø3 Var Resistor, 2 Mohm 17691Ø93ØA VT5Ø1 Cathode Ray Tube 559Ø1ØØ7ØA
#### 5.6 OPTIONS

#### 5.6.1 Graphics Board

#### Introduction and Programming Information

The Model 4 graphics board provides a low cost method of adding an advanced graphics function to your Model 4 CPU. The graphics board is software compatible with the Model J graphics board, but is also capable of several advanced features not found on the Model 3 board.

The Model 4 graphics board provides  $640 \times 240$  or  $512 \times 192$  dot graphics. The  $640 \times 240$  dot graphics may be displayed as an independent display similar to the Model J, or it may be mixed with the  $80 \times 24$  text display. The  $512 \times 192$  dot graphics is always mixed with the  $64 \times 16$  display.

The Model 4 graphics board uses a 32K byte memory. However, the graphics display uses a maximum of 19K on screen. The remaining memory is not normally visible on screen. This 32K byte memory is organized as an X - Y matrix of 128 x 256. To access the memory the CPU must set up the X and Y address register and then read or write to the desired location. However, the options control register allows the programmer to set the graphics board for automatic incrementing or decrementing of memory addresses. This makes it easy to use only 2 single accesses to memory for most situations.

A new feature provided by the Model 4 graphics board is the ability to scroll in a vertical or horizontal direction. Scrolling in the horizontal direction is controlled by the X offset register. This register scrolls one character (8 bits) for each increment or decrement of value. Scrolling in the vertical direction is controlled by the Y offset register. This register scrolls one line for each increment or decrement of value.

The following summarizes the features of the board in an I/O map format.

#### Port Addressing

Hex Address	Decimal	Function
80	128	Write the X register address (0-127)
81	129	Write the Y register address (0-255)
82	130	Read/write to the graphics memory specified by the X and Y address register
83	131	Write to the options control register

8C	140	Write to the X address offset register
8D	141	Write to the Y address offset register
8E	142	Write to the intermix control register

#### Options Control Register Description Hex Address 83

Bit 0	0 = Graphics OFF	1 = Graphics ON	
Bit 1	0 = Waits OFF	1 = Waits ON	
Bit 2	0 = Increment x Reg.	1 = Decrement x Reg	<b>]</b> .
Bit 3	0 = Increment Y Reg.	1 = Decrement Y Reg	g.
Bit 4	0 = Read RAM & Clock X	1 = Read & Hold X	
Bit 5	0 = Read RAM & Clock Y	1 = Read & Hold Y	
Bit 6	0 = Write RAM & Clock X	1 = Write & Hold Y	
Bit 7	0 = Write RAM & Clock Y	1 = Write & Hold Y	

#### Notes:

- 1. Bit 1 should be set high all of the time, otherwise correct memory refresh is not guaranteed.
- Bits 2 7 control the auto Increment/auto Decrement function, allowing a fast automatic updating of the RAM address.
- 3. This register is cleared on reset.

#### Intermix Control Register Description

#### **HEX Address 8E**

- Bit 0 0 = Mixing of text and graphics is not possible, and the video display is forced into a 640 x 240 mode of operation.
  - 1 = Text and graphics will be mixed, and the normal Model 4 control register will allow switching between 640 and 240 graphics and 512 x 192 graphics.
  - No connection
- Bit 2 No connection
- Bit 3 No connection
- Bit 4 No connection
- Bit 5 No connection
- Bit 6 No connection Bit 7 No connection

Bit 1

#### **Graphics Theory of Operation**

The Model 4 graphics board is designed to be a minimum chip solution for the addition of graphics to the Model 4 CPU board. The design is composed of three major elements, the dynamic RAM, the timing logic, and a gate array. Figure 5-65 shows a block diagram of the graphics board. The details of the gate array logic are shown in Figure 5-66.

A general overview of the operation of the graphics board is as follows:

The timing logic provides all of the dynamic memory timing signals and high speed timing for the other logic. The large bulk of the work is provided by the gate array device. As shown in Figure 5-66 this gate array interfaces to the CU for memory read or write cycles. The gate array also uses video timing signals from the Model 4 CPU board to generate X and Y video addresses, and multiplexes the video addresses with the CPU X and Y counter addresses to drive the RAM address bus. The remaining logic on the board is the dynamic RAM and the shift register logic. The RAM is organized as 64K x 4; however, this organization is translated to 32K x 8 by the gate array. From the output at the RAM, the video data is latched for time synchronization and then turned into serial video data by the shift register.

The timing logic is composed of a PALIOL 8 and a 74LS74 dual flip-flop. This logic generates RAS\*, CAS\*, and MUX for the dynamic RAM. It also generates timing synchronization signals XADR7, STROBE1, and STROBE2. Figure 5-67 shows a timing diagram for these signals. The input signals are provided by the Model 4 CPU board and change, depending on the mode of operation. DCLK is 10.xxx MHz for 512 x 192 graphics. H, I, and J are the outputs from a counter clocked by DCLK. Figure 5-68 shows the equations for the PALIOL8.













#### PALIOL8

# inputs 1 DCLK 2 J 3 I 4 H 5 BDI 6 GEN* 7 IIN* 8 BCLK 9 DJ 11 Equations	<b># Outputs</b> 12 CAS* 13 RAS* 14 VIDRAMWR 15 DI 16 STRB1* 17 CLK 18 STRB2* 19 XADR7
CAS*	= (I* + H*BDI*DJ)*
RAS*	= (J + /J X I)*
VIDRAMWR	= (GEN*IIN)*
DI	= I
STRB1*	= (H*BDI**DCLK*)*
CLK	= DCLK
STRB2*	= (H*BDI)*
XADR7	= (I*DJ + I**J*)*

#### Figure 5-68

One unusual feature of the system timing is the CAS\* signal. CAS\* is clocked twice for each RAS\* cycle. This allows eight bits of data to be read from memory during each RAS\* cycle. The only change from the first CAS\* clock to the second CAS\* is the XADR7 signal. This signal is used as a column address to allow double access of RAM during each RAS\* cycle.

The other signals provided by the timing logic are STROBE1, STROBE2, and CLK. STROBE1 latches data from the RAM. STROBE2 is the shift register shift-load signal. CLK is a delayed version of DCLK.

To minimize the amount of logic on the board, the gate array performs the bulk of the work. During a CPU read or write operation, the gate array timing logic forces the CPU to wait until horizontal or vertical sync. This prevents hashing on the screen. The graphics board does have a mode of operation with no waits; however, this mode is not recommended due to the possibility of memory loss. During a read cycle the first 4 bits of data are latched, then all 8 bits are latched and placed on the CPU data bus. During a CPU write cycle, 4 bits are written by the first CAS\* and the last 4 are written by the second CAS\*.

The Model 4 video logic provides the dot clock, horizontal sync, vertical sync, and display enable. Using these signals, the gate array generates X and Y video addresses. The start address for the X or Y counter may be changed from 0 by loading the appropriate offset register. This allows scrolling of the picture and display of all of the 32 K of memory.

The gate array also provides X and Y address counters for the CPU. These address counters may be loaded before each RAM access, or they may be programmed to automatically increment or decrement after each memory access. The outputs from the CPU X and Y address counters are multiplexed with the X and Y video address counter outputs to generate the dynamic memory addresses.

The remaining logic on the graphics board is composed of 4 devices. A 74LS245 is used to buffer CPU data into and out of the gate array. A 74LS367 is used to strobe RAM read data into the gate array. A 74LS134 is used to synchronize data from the RAMs. A 74LS166 transforms the parallel video data into serial video data which is mixed with the Model 4 CPU video.



6.000 +/-.002 REF



6.000 +/-.002 REF





TANDY SYSTEMS DESIGN "R" GRAPHIC BOARD PART NO. 8709397 REV. REF. DWG. NO. 1700239 COMPONENT SIDE ARTWORK QC GRAPHICS

6.000 +/-.002 REF

## **SECTION VI**

# **EXPLODED VIEWS/PARTS LIST**

## **EXPLODED VIEW/PARTS LISTS**

Contained in this section are exploded views and corresponding parts lists for the major assemblies of the Model 4P Portable Computer. These exploded views are divided into four major assemblies:

> Case Assembly Main Chassis Assembly Disk Drive Assembly Keyboard Assembly



## Case Assembly Model 4P Computer

Parts List, Case Assembly

-

Model 4P Computer Assembly

Item	Qty	Description	Part Number	
1	1	Case Housing	8719346	
2	1	Cover, Front	8719348	
3	2	Clawbolt	856919Ø	
4	2	Latch Guard	87194Ø6	
5	1	Keyboard Stop, Cover	8779186	
6	1	Pocket, Inside	8719348	
7	1	Handle, Case		
8	2	Rivet, Blind	8579Ø49	
9	1	Power Cord	8709475	
1Ø	2	Clip, Cord		
11	4	Screw, $8-32 \times 1/2$ " Truss Head	85692Ø3	
12	2	Screw, #10-32 x 1/2" PPH	8569202	
13	1	Label, Handle		
14	1	Door, Rear Panel	8719349	
15	1	Retainer, Door	8729252	
16	5	Fastener, Springrip		
17	2	Rivet, Blind		
		•		



### Parts List, Chassis Assembly

Model 4P Computer Assembly

-

----

Item		Description	Part Number
	======= 1	Chassis Weldment	======================================
1 2	ī	Connector, Power Cord	8519Ø13
3	ĩ	Fan, 12 VDC	879Ø4Ø6
3 4	1	Bracket, Switch Mount	8719363
5	1	Potentiometer, 500 ohm Contrast	826115Ø
6	1	Potentiometer, 500 kohm Brightness	8262450
7	1	Power Switch, 125V	8489Ø73
8	1	Reset Switch	8489Ø71
9	1	CRT/Sweep PCB Assembly, B/W	879Ø612
5	Ŧ		879Ø613
1ø	٦	CRT/Sweep PCB Assembly, Green	
11	1	Insulator, Sweep PCB	8539Ø5Ø
	8	Clip, Standoff	8589Ø84
12	1	Mount, Power Supply	8729246
13	1	Insulator, Power Supply	8539Ø49
14	1	Power Supply PCB Assembly	879ØØ49
15	1	Cover, Back	8729243
16	1	Support, Handle	8729242
17	1	Bezel	8719341
18	1 2 2 2 1	Clawbolt Top	856919Ø
19	2	Stiffener, Bezel Case	872928Ø
2ø	2	Knob, Potentiometer	8719362
21	1	Logo, Model 4P	8719367
22	1	Main PCB Assembly	
23	1	Pan Assembly, PCB Support	8729245
24	1	Cover Plate (Blank)	8729253
25	1	Cover Plate (I/O Port)	8729287
26	1	Label, FCC Part 15 Class A	
27	1	Label, FCC Part 15 Class B	
		,	
5Ø	22	Screw, #6 x l/4" Rolok	8569128
51	4	Screw, $#8-32 \times 1/2"$ Washer Hd	85692Ø3
52	4	Washer, #8 Internal Lock	
53	4	Screw, #8-32 x 3/8 PH	85692Ø5
54	6	Screw, #8 Hex Washer Head Thd Form	85692Ø3
55	2	Screw, $#4-4\emptyset \times 3/4"$ PH Chrome	8569221
56	2	Nut, $#4-4\emptyset$ Lock	8579Ø48
57*	2	Screw, $\#10-32 \times 1/2"$ PPH	85692Ø2
58	8	Screw, $\#6-32 \times 3/8"$ PPH	85691Ø8
59	2ø	Screw, $\#6 \times 1/4"$ Hex Hd Torque Brk	
6ø	2	Screw, $\#10 \times 1/4$ Hex Hd Tolque Bix Screw, $\#10 \times 1/2$ " Hex Hd Thd Form	
61	2	Screw, $#4-4\emptyset \times 1/4$ PPH Mach	
~-	-	SOLONY HI TO A 1/3 IIII MACH	

\*Noted on Case Assembly also



-

### **Disk Drive Assembly**

Parts List, Disk Drive Assembly

Model 4P Computer Assembly

======================================					
Item	Qty	Description	Part Number		
1	1	Weldment, Support	8859Ø29		
3	2	Disk Drive, Tandon TM 5Ø-1	879Ø121		
	1	Cable Assembly, FDC	87Ø945_		
4	1	Cable Assembly, DC Harness	87Ø945 <del>6</del>		
5	2	Handle, Disk Drive	8719353		
6	7	Screw, 6 x l/4" Rolok	8569128		
7	6	Screw, 6-32 x l/4" PPH Mach CSRS			



Keyboard Assembly Model 4P Microcomputer Parts List, Keyboard Assembly

Model 4P Computer Assembly

Item	Qty	Description	Part Number		
1	1	Bottom, Keyboard Case	8719342		
2	1	Keyboard Assembly	879Ø53Ø		
3	1	Top, Keyboard Case	8719343		
4	1	Cable Assembly, Keyboard	871946Ø		
5	4	Spring, Keyboard Support	8719Ø14		
6	2	Support, Keyboard	8719336		
7	1	Cable Tie	8559Ø27		
8	1	Nameplate, Keyboard	8719367		
9	8	Screw, #6 x 1/2" Thd Forming			