

CHAPTER 4 Q10SYM BOARD

CONTENTS

| | | |
|------|--|------|
| 4.1 | Reset Circuit..... | 4-1 |
| 4.2 | PWD Signal Supply Circuit..... | 4-3 |
| 4.3 | C-MOS IC Power Supply Circuit..... | 4-4 |
| 4.4 | System Clock Supply Circuit..... | 4-5 |
| 4.5 | I/O and Memory Read/Write Signal Supply Circuit..... | 4-5 |
| 4.6 | Data Bus Line Signal Direction Selector..... | 4-8 |
| 4.7 | External Option Data Bus Line Signal Direction Selector..... | 4-10 |
| 4.8 | WAIT Signal Supply Circuit (At M1 Cycle)..... | 4-11 |
| 4.9 | I/O Selector..... | 4-13 |
| 4.10 | I/O Commands..... | 4-15 |
| 4.11 | Speaker Circuit (Sound Generator)..... | 4-27 |
| 4.12 | Programmable Interval Timer μ PD8253-5..... | 4-27 |
| 4.13 | Serial Interface μ PD7201..... | 4-29 |
| 4.14 | Interrupt Controller μ PD8259..... | 4-35 |
| 4.15 | Printer Interface μ PD8255..... | 4-38 |
| 4.16 | Floppy Disk Controller μ PD765..... | 4-41 |
| 4.17 | Real Time Clock 46818..... | 4-50 |
| 4.18 | DMA Controller μ PD8237..... | 4-53 |
| 4.19 | Memory Circuit..... | 4-59 |

4.1 Reset Circuit

A reset signal is supplied to the main CPU μ PD780 and peripheral ICs in the following four cases.

- (1) Power on reset.
- (2) Reset by RESET switch (Manual reset).
- (3) Reset from external option I/O.
- (4) Power down reset.

Receiving the reset signal, the CPU sets the program counter (PC) to 0 and holds the address bus and data bus at high impedance during reception of the reset signal.

Reset signal supply circuits are described below.

(1) Power on reset circuit

When the power is turned on, +5V is supplied to the emitter of transistor Q3. At the same time, this voltage is lowered by resistor R78 giving the potential difference between the emitter and base of transistor Q3 to turn it on.

This voltage is applied to the positive side of capacitor C3 to charge it, and then set the input of pin 9 of IC23E to high level.

The reset time by power on depends on the time constants of capacitor C3 and resistor R122, and in this system is 0.3 ~ 0.5 seconds.

That is, since the input of pin 9 of IC23E is at low level after the power is turned on and at the beginning of capacitor charging, the gate input of IC21M is applied to pin 2 through the two-stage inverter IC23E.

Therefore, the output of pin 12 of IC21M or the reset signal to the CPU is set to low level, resetting the CPU and peripheral ICs.

(2) Reset by RESET switch (Manual reset)

When the RESET switch is turned on, the D-type FFs of IC24M are reset and the Q-output is set to Low level. By the next CK-input to IC24M, Q-output is set to high level. This signal is applied to the B-terminal of IC24K as its input. IC24K outputs a single shot signal according to the externally mounted CR. In this case, since the input to the A-terminal is GND, a signal of 5 ~ 10 μ sec at low level is generated as a Q-output, which is applied to pin 13 as a gate input of IC21M, providing a signal to reset the CPU. This circuit is needed to hold contents of D-RAM.

(3) Reset by external I/O

A reset signal from the extended external I/O is accepted. The reset signal is applied to pin 1 of IC21M, providing a reset signal to the CPU or peripheral ICs.

(4) Power down reset

By the power down signal and the output from pin 10 of IC23E, a low level signal is output with a delay of about 10msec after detection of the PWD signal.

Power down reset is made by this signal.




Fig. 4-1 Reset circuit




Fig. 4-3

4.3 C-MOS IC Power Supply Circuit

When the AC power is turned off, the C-MOS IC is backed up by the NiCd battery (3.6V, 90mAh). When the AC power is turned on, +5V is provided from the +12V supplied from the power supply Q10PS board through the series regulator 78M05 (SR1) and supplied to the C-MOS IC, because the C-MOS IC requires a very stable power supply.

At this time, the diode D4 functions to prevent reverse current from the NiCd battery at power down. Diode D6 is inserted between the regulator GND terminal and GND line to raise the regulator potential by about 0.6V for ensuring +5V in the output in order to compensate the voltage drop by diode D4.

The NiCd battery is charged by the +12V line through diode D5 (1S2075K) and resistor R99 (1.8k Ω).




Fig. 4-4




Fig. 4-8 Interrupt acknowledge signal timing

► **IOWR Signal Supply Circuit**

As described in the preceding paragraph, the write (\overline{WR}) signal to the I/O device can be supplied by taking AND of \overline{IORQ} signal of the CPU and \overline{WR} signal.

The timing of the output data DO ~ 7 from CPU and \overline{IOWR} signal is shown in Fig. 4-10.

The output data is sampled at the leading edge of the \overline{IOWR} signal.

However, when an I/O device is provided by an external option, the sampling timing for data writing needs to be set to the ensured time of data output in order to guarantee the writing data.

The circuit shown in Fig. 4-9 is used for this purpose, which reduces the \overline{IOWR} signal by one clocks and makes its leading edge earlier and performs data writing.




Fig. 4-9




Fig. 4-10

4.6 Data Bus line Signal Direction Selector (LS245 (14K))

D-RAM, I/O device and external memory are connected through the data bus line for the CPU as shown in Fig. 4-11.

In normal operation, data is transferred from the CPU to the I/O device or external memory. However, in the DMA transfer mode, the data transfer direction needs to be changed to the CPU in the following cases (1) ~ (6).

- (1) CPU ← I/O (Read)
 - (2) CPU ← External memory (Read)
 - (3) D-RAM ← I/O device (Read)
 - (4) I/O device (Write) ← External memory (Read)
 - (5) External memory ← I/O device (Read)
 - (6) CPU (Int) ← 8259 (Read)
- } DMA




Fig. 4-11 Data bus line and peripheral devices

So, in this circuit, a 3-state bus transceiver (LS245) is inserted to change the data bus line signal direction according to the status of data transfer.

LS245 has DIR signal terminal to change the bus line direction. Data is transferred from the CPU to the I/O device or external memory when the DIR signal is low, and vice versa when the signal is high.

As shown in Fig. 4-12, in any one of the above states (1) to (6), AND is taken by IC20F in this circuit and a high level signal is sent to the DIR terminal of LS245.




Fig. 4-12

(a) Input signal of pin 2 of IC20F

The same signal as the \overline{INTA} signal of the interrupt controller 8259A is entered. This is an interrupt acknowledge signal of CPU against the interrupt request from the peripheral device, and made from the \overline{IORQ} signal and \overline{RD} signal output from the CPU accompanied by the M1 (machine cycle 1) signal. This signal is reset by the \overline{WR} signal or \overline{RESET} signal. Therefore, it gives a direction signal in case of (6).

(b) Input signal of pin 4 of IC20F

AND of \overline{BUSAK} and \overline{IORD} signals from the CPU is entered.

The \overline{BUSAK} signal indicates that the CPU data bus, address bus and 3-state output control signal line are in the high impedance state and these buses can be used by the other device (I/O device). The \overline{IORD} signal indicates the read signal from the I/O device. Therefore, taking AND of these signals meets the data bus condition for D-RAM from the I/O device at DMA transfer or READ for an external memory.

Namely, this signal gives a direction signal in cases (3) and (5).

(c) Input signal of pin 1 of IC20F

This signal is composed of AND of the \overline{MR} signal of the interrupt controller 8237 and the signal indicating selection of memory.

Therefore, pin 1 of IC20F is made active when the external memories including P-ROM and RAM of C-MOS are selected and the CPU and I/O devices read these memories.

This signal meets cases (2) and (4).

(d) Input signal of pin 5 of IC20F

\overline{IORD} , \overline{BUSAK} and \overline{DMASel} signals are applied to pin 5.

When the DMA is not selected and the CPU is read by the I/O device, this input signal is made active.

Therefore, this signal meets case (1).

4.7 External Option Bus Line Signal Direction Selector

The data bus direction in data transfer between the CPU or memory and external option is selected by the 3-state bus transceiver LS245 (8H). The DIR signal of LS245 (8H) releases the data bus from the external option toward CPU/memory when the signal level is high, and vice versa when it is low.

| DIR signal | Data bus transfer direction |
|------------|------------------------------|
| H | CPU/Memory → External option |
| L | External option → CPU/Memory |

To meet these conditions, the DIR signal is supplied by the circuit shown in Fig. 4-13 at the hardware level.

Data transfer from the external option to CPU/memory is made in the following three cases.

- (1) The memory is read by an external option memory.
- (2) DMA transfer from an external option. (6 channels)
- (3) Reading from external I/O.

The DIR signal provides the signal to meet these conditions through the gate composed of IC7K and IC9K.

Therefore, it is an output signal except when data is entered from an option card.




Fig. 4-13 Option card – data bus direction change signal supply circuit

4.8 $\overline{\text{WAIT}}$ Signal Supply Circuit

CPU μPD780 fetches the OP code when the $\overline{\text{M1}}$ signal is active. Usually, the machine cycle $\overline{\text{M1}}$ comprises 3 or 4 cycles T1 to T3 or T1 to T4 as shown in the timing chart (Fig. 4-14). During this cycle, an instruction is read and executed.

The CPU outputs the address value (program counter data) containing the instruction to be next executed in the T1 cycle to the address bus and reads the instruction from the data bus (D0 ~ D7) at the end of T2 cycle.

Namely, an external program memory must read the data within this time difference and give it to the CPU.

In this system, to ensure time for reading the data from D-RAM (access time 150ns) and C-MOS RAM (access time 450ns), the circuit shown in Fig. 4-16 is provided to generate the $\overline{\text{WAIT}}$ signal which is active low in the T2 cycle when the $\overline{\text{M1}}$ signal is active.

Thus, as shown in the timing chart (Fig. 4-15), the CPU takes in the $\overline{\text{WAIT}}$ signal in the leading signal in the T2 cycle, provides one extra T2 cycle in the next cycle and prolongs the time to ensure reading the data from the memory. This cycle is called a TW cycle. The $\overline{\text{WAIT}}$ signal is supplied through jumper J6, and J6 is usually set in the jumper state.




Fig. 4-14 M1 timing without TW cycle (At 3 cycles)




Fig. 4-15 M1 cycle with TW cycle (At 4 cycles)






Fig. 4-16 WAIT signal supply circuit




Upper: M1 signal
Lower: CLK
(Sweep 0.1 μsec. 5 volts/div.)

Fig. 4-17



Upper: WAIT signal (with J6)
Lower: M1 signal
(Sweep 0.1 μsec. 5 volts/div.)

Fig. 4-19



Upper: WAIT signal
Lower: CLK
(Sweep 0.1 μsec. 5 volts/div.)

Fig. 4-18

I/O PORT ADDRESS MAP (Table 4.2)

| | 0 | 1 | 2 | 3 |
|-----|-------------------------|-----------------|------------------|--------------------|
| 0 0 | Speaker timer | SOFT timer No.2 | SOFT timer No.1 | 8253 No. 1 command |
| 0 4 | Speaker Freq. | Keyboard clock | RS232C clock | 8253 No. 2 command |
| 0 8 | 8259 (Master) | | | |
| 0 C | 8259 (Slave) | | | |
| 1 0 | Keyboard data | RS232C data | Keyboard command | RS232C command |
| 1 4 | Printer data | Printer status | Printer control | 8255 command |
| 1 8 | DIP./SW./Mem. bank reg. | | | |
| 1 C | P-ROM select | | | |
| 2 0 | C-MOS select | | | |
| 2 4 | / | | | |
| 2 8 | | | | |
| 2 C | | | | |
| 3 0 | FDD motor control | | | |
| 3 4 | FDC status | FDC data | / | |
| 3 8 | GDC 7220 | GDC | Zoom | Light pen |
| 3 C | Clock data | Clock address | / | |

| | 0 | 1 | 2 | 3 |
|-----|----------------------------|---|---|---|
| 4 0 | 8237 DMA controller # 1 | | | |
| 4 4 | | | | |
| 4 8 | | | | |
| 4 C | | | | |
| 5 0 | 8237 DMA controller # 2 | | | |
| 5 4 | | | | |
| 5 8 | | | | |
| 5 C | | | | |
| 6 0 | / | | | |
| 6 4 | | | | |
| 6 8 | | | | |
| 6 C | | | | |
| 7 0 | / | | | |
| 7 4 | | | | |
| 7 8 | | | | |
| 7 C | | | | |

| | 0 | 1 | 2 | 3 |
|-----|-----------------------------------|---|---|---|
| 8 0 | / | | | |
| 8 4 | | | | |
| 8 8 | GPIB Interface | | | |
| 8 C | Q10IE | | | |
| 9 0 | / | | | |
| 9 4 | | | | |
| 9 8 | Interface Q100F | | | |
| 9 C | Pulse Transformer Interface Q10PT | | | |
| A 0 | AD/DA Interface Q10AD | | | |
| A 4 | RS-232C Interface Q10RS | | | |
| A 8 | / | | | |
| A C | | | | |
| B 0 | Direct Modem Interface Q10DM | | | |
| B 4 | / | | | |
| B 8 | | | | |
| B C | | | | |

| | 0 | 1 | 2 | 3 |
|-----|---------------------------|---|---|---|
| C 0 | Bar-code Reader Interface | | | |
| C 4 | / | | | |
| C 8 | | | | |
| C C | | | | |
| D 0 | / | | | |
| D 4 | | | | |
| D 8 | | | | |
| D C | / | | | |
| E 0 | | | | |
| E 4 | | | | |
| E 8 | / | | | |
| E C | | | | |
| F 0 | | | | |
| F 4 | | | | |
| F 8 | | | | |
| F C | | | | |

Table 4.2
4-14

4.10 I/O Commands

The commands and status of each I/O device are described below. An important I/O device is initialized within IPL, and need not be re-set. The appropriate command is marked by "Set in IPL".

LSI 8253

Function: Timer counter # 1, # 2

I/O address 00H ~ 03H # 1
 04H ~ 07H # 2

| | | | | | | | | | |
|-------------|---|---|--|---|--|---|---|---|---------------------|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| 03H (07) | 00: Counter 0 01: Counter 1 10: Counter 2 | | 00: Counter latch 01: LSB Read/write 10: MSB Read/write 11: 2 byte Read/write | | 000: Terminal count 001: One shot 010: Repeated waveform | | 011: Square wave output 100: Software trigger 101: Hardware trigger | | 0: Binary 1: BCD |

Command register

| | | | | | | | | |
|-------------------------------------|--|--|--|--|--|--|--|--|
| 00H ~ 02H (04 ~ 06) R/W | Counter value (Low-order and high-order digits are continuously read and written in this order.) | | | | | | | |
|-------------------------------------|--|--|--|--|--|--|--|--|

Timer counter of each channel

| | | | | | | | | |
|----------|-----------|---|-------------|---|---------------|---|---|--------|
| 03H W | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| | Counter 0 | | 2-byte mode | | One shot mode | | | Binary |
| 00H W | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 00H W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Initial setting related to speaker timer

(Set in IPL)

Set to about 100 ms (1200 Hz ÷ 112)

| | | | | | | | | |
|----------|-----------|---|-------------|---|--------------------|---|---|--------|
| 07H W | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| | Counter 0 | | 2-byte mode | | Square wave output | | | Binary |
| 04H W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 04H W | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

Initial setting of speaker frequency

(Set in IPL)

Set to about 1 kHz (2 MHz ÷ 2048)







| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|-----------|---|-------------|---|--------------------|---|---|--------|
| 07H | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| W | Counter 1 | | 2-byte mode | | Square wave output | | | Binary |
| 05H | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| W | | | | | | | | |
| 05H | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| R/W | | | | | | | | |

Initial setting related to keyboard clock (Set in IPL)
Set 1200 BPS. (1.9968 MHz ÷ 1664)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|-----------|---|-------------|---|--------------------|---|---|--------|
| 07H | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| W | Counter 2 | | 2-byte mode | | Square wave output | | | Binary |
| 06H | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| W | | | | | | | | |
| 06H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| W | | | | | | | | |



Initial setting RS-232C clock (Set in IPL)
Set 9600 BPS. (1.9968 MHz ÷ 208)

I/O address 08H ~ 09H



(Attention)







- ICW1 ~ 4 must be set continuously.
- Even when the interrupt address is changed, ICW1 ~ 4 must be set in sequence.
- OCW1 is usually readable and writable.



LSI 8259A


Function: Interrupt controller (master)

I/O address OCH ~ ODH



LSI 7201

Function: Serial interface



| I/O address | | H ~ H | | | | | | | |
|--------------------|---|--|--|--|---|---|--------------------------|-----------------------------|-----------------------------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| WR0 12H (13) | W | 00: NO-op 01: Reset Rx CRC 10: Reset Tx CRC 11: Reset Tx underline | | 000: No-op 001: Send abort 010: Reset EX/INT 011: Channel reset | | 100: Next Rx. interrupt enable 101: TxINT hold reset 110: Error reset 111: Return from INT | | Register pointer 0 ~ 7 | |
| WR1 12H (13) | W | Wait enable | 0 | Wait on Rx/Tx | 00: Rx INT/DMA disable 01: First chr. Int enable 10: All chr. Int enable 11: All chr. Int enable | | Status affect Vector | Tx INT/DMA enable | Ex/ST INT enable |
| WR2 12H | W | 1: SYNCB 1: RTSB | 0 | Vector mode | 0: 85 mode 1: 86 mode Intr. | 0: 85 IM1 1: 85IM2 Intr. | Priority Select | Intr./DMA mode | |
| WR3 12H (13) | W | Rx bits/chr. 00: 5 bit/chr. 01: 6 bit/chr. 10: 7 bit/chr. 11: 8 bit/chr. | | | Enter Hunt Mode | Rx CRC Enable | Address Search Mode | Sync chr. latch Inhibit | Rx enable |
| WR4 12H (13) | W | Clock Rate 00: X1 01: X16 10: X32 11: X64 | | Sync Mode 00: 8 bit 01: 16 bit 10: SDLC 11: External | | 00: Sync 01: 1 bit STOP bit 10: 1-1/2 bit STOP bit 11: 2 bit STOP bit | | Parity 0: ODD 1: EVEN | Parity 0: Disable 1: Enable |
| WR5 12H (13) | W | 0: DTR = 1 1: DTR = 0 | Tx Bits/chr. 00: 5 bit/chr. 01: 6 bit/chr. 10: 7 bit/chr. 11: 8 bit/chr. | Send Break | Tx enable | CRC-16/ CCITT | 0: RTS = 1 1: RTS = 0 | Tx CRC enable | |
| WR6 12H (13) | W | SYNC chr. Bit 7 ~ 0 | | | | | | | |
| WR7 12H (13) | W | SYNC chr. Bit 15 ~ 8 | | | | | | | |
| RR0 12H (13) | R | Break/Abort | Tx underrun/EOM | CTS | SYNC/Hunt | DCD | Tx Buff Empty | Int. Pending (ch. A only) | Rx chr. Available |
| RR1 12H (13) | R | End of Frame (SDLC) | CRC/Framing Error | Rx Overrun Error | Parity Error | Result Code | | | All Send |
| RR2 13H | R | Interrupt vector | | | | | | | |
| WR2 13H | W | Interrupt vector | | | | | | | |

(Attention)

Though WR0 and RR0 are able to be read or written at any time, when the other resistors (WR1 ~ 7, RR1 ~ 2) are to be read or written, the resistor-pointer should be set to WR0 right before being read or being written.

I/O address 14H ~ 17H

| | | | | | | | | |
|-----|------------------|---|---|----------------------------------|---|--|----------------------------------|--|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 17H | 1 Mode select | Port A Mode Select 00: Mode ϕ (bit) ★01: Mode 1 (byte) 10: Mode 2 (two-way) | | Port A 1: Input ★0: Output | Port C High-order 1: Input ★0: Output | Port B Mode 1: Mode 1 (byte) ★0: Mode ϕ (bit) | Port B ★1: Input 0: Output | Port C Low-order 1: Input ★0: Output |

Mode set command (Set ★mark in IPL)

| | | | | | | | |
|-----|------------------|---|---|---|---------------------------|--|--------------------|
| 17H | 0 Bit control | 0 | 0 | 0 | Bit No. (Port C) 0 ~ 7 | | 1: Set 0: Reset |
|-----|------------------|---|---|---|---------------------------|--|--------------------|

Bit control

| | | | | | | | | |
|-----|---------------------|--|--|--|--|--|--|--|
| 14H | Printer Output Data | | | | | | | |
|-----|---------------------|--|--|--|--|--|--|--|

Output data

| | | | | | | | | |
|-----|------------|------------------|-------|-----------------|-------|---|---|--------------------|
| 15H | Select out | Power off detect | Ready | No paper detect | Error | 0 | 0 | RS-232C DSR signal |
|-----|------------|------------------|-------|-----------------|-------|---|---|--------------------|

Status input


| | | | | | | | | |
|-----|-----|------------------|-------|-----------------|----------------|---|---|---------------|
| 16H | OBF | Interrupt enable | Reset | No paper detect | Interrupt flag | 0 | 0 | Strobe signal |
|-----|-----|------------------|-------|-----------------|----------------|---|---|---------------|

Control Use the above bit controls to set/reset each bit of this register.

MSI74LS273

Function: Memory bank switch and DIP switch


I/O address 18H



LSI

Function: FDD motor control/memory bank status

I/O address 30H




The above status information can be obtained by reading this port.

LSI 765AC

Function: FDD Controller

I/O address 34H ~ 35H



Data and command register

For control of this port, see the μ PD765AC user's manual.

I/O address 38H ~ 3BH

7 6 5 4 3 2 1 0

| | | | | | | | | | |
|-----|---|------------------|------------------|----------------|------------|---------|------------|-----------|------------|
| 38H | R | Light Pen Detect | Horizontal Blank | Vertical Sync. | DMA Excute | Drawing | FIFO EMPTY | FIFO FULL | DATA READY |
|-----|---|------------------|------------------|----------------|------------|---------|------------|-----------|------------|

| | | | | | | | | | |
|-----|---|-------------|--|--|--|--|--|--|--|
| 39H | W | GDC command | | | | | | | |
|-----|---|-------------|--|--|--|--|--|--|--|

For details, see the 7220 manual.

| | | | | | | | | | |
|-----|---|---------------|--|--|--|--|--|--|--|
| 38H | W | GDC parameter | | | | | | | |
|-----|---|---------------|--|--|--|--|--|--|--|

| | | | | | | | | | |
|-----|---|----------|--|--|--|--|--|--|--|
| 39H | R | GDC data | | | | | | | |
|-----|---|----------|--|--|--|--|--|--|--|

| | | | | | | | | | |
|-----|---|--|--|--|--|--|--|--|--|
| 3AH | W | Zoom control (Zoom magnification: x 1) | | | | | | | |
|-----|---|--|--|--|--|--|--|--|--|

A command to set the zoom magnification at the hardware level, since the functions of 7220 are insufficient at the zoom read command.

| | | | | | | | | | |
|-----|---|---|--|--|--|--|--|--|--|
| 3BH | W | Light pen service request F/F clear (DATA Don't care) | | | | | | | |
|-----|---|---|--|--|--|--|--|--|--|

Next light pen interrupt is not effected unless the port is accessed each time the light pen interrupt is accepted.

| | | | | | | | | | |
|-----|--|--|--|--|--|--|--|--|--|
| 2CH | | | | | | | | | |
|-----|--|--|--|--|--|--|--|--|--|

This port informs whether the video board which is provided on QX-10 is for the color monitor or for the mono chrome monitor.


When this port is read, following signals will be provided.

In case of being provided the mono chrome board: bit 0 = 0, bit 1 ~ 7 = 1

In case of being provided the color monitor: bit 1 = 1, bit 0 = 0, bit 2 ~ 7 = 0

I/O address 3CH ~ 3DH

7 6 5 4 3 2 1 0



When the RAM in the clock IC is accessed, first the RAM address must be written into this port and then the RAM data must be read/written.



Address and data come as follows.

| 3DH port | 3CH port |
|------------|--|
| 00H R/W | Second data { 00 ~ 59 (BCD mode) } { 00 ~ 3B (Binary mode) } |
| 01H R/W | Alarm second data { 00 ~ 59 (BCD mode) } { 00 ~ 3B (Binary mode) } |
| 02H R/W | Minute data { 00 ~ 59 (BCD mode) } { 00 ~ 3B (Binary mode) } |
| 03H R/W | Alarm minute data { 00 ~ 59 (BCD mode) } { 00 ~ 3B (Binary mode) } |
| 04H R/W | Hour data { 01 ~ 0C/81 ~ 8C (Binary 12-hour mode) } { 01 ~ 12/81 ~ 92 (BCD 12-hour mode) } { 00 ~ 17 (Binary 24-hour mode) } { 00 ~ 23 (BCD 24-hour mode) } |
| 05H R/W | Alarm hour data { 01 ~ 0C/81 ~ 8C (Binary 12-hour mode) } { 01 ~ 12/81 ~ 92 (BCD 12-hour mode) } { 00 ~ 17 (Binary 24-hour mode) } { 00 ~ 23 (BCD 24-hour mode) } |
| 06H R/W | Day-of-week data (01 ~ 07) |
| 07H R/W | Day data { 01 ~ 31 (BCD mode) } { 01 ~ 1F (Binary mode) } |

LSI 8237-5

Function: DMA controller # 1, # 2

I/O address 40H ~ 4FH (# 1)
50H ~ 5FH (# 2)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------------|--|---------------------------|---|---|--|---------------------------------------|---|--|
| 40H (50) R/W | Ch.0 Base address | | | | 40H: For FDD 50H: Option 1 for DMA slow | | | |
| 41H (51) R/W | Ch.0 Word address | | | | | | | |
| 42H (52) R/W | Ch.1 Base address | | | | 42H: For CRT 52H: Option 2 for DMA slow | | | |
| 43H (53) R/W | Ch.1 Word address | | | | | | | |
| 44H (54) R/W | Ch.2 Base address | | | | 44H: Option 1 ~ 5 for DMA Fast 54H: Option 3 for DMA Slow | | | |
| 45H (55) R/W | Ch.2 Word address | | | | | | | |
| 56H R/W | Ch.3 Base address | | | | 56H: Option 4 for DMA Slow | | | |
| 57H R/W | Ch.3 Word address | | | | | | | |
| 48H (58) W | PACK 0: Low act 1: High | DREQ 0: High 1: Low | Write Select 0: Late Wr. 1: Extend. | Priority 0: Fix 1: Rotate Command register | Timing 0: Normal 1: Compres. | Controller 0: enable 1: disable | Address Holt Ch. 0 0: disable 1: enable | Mem to Mem. 0: disable 1: enable |
| 48H (58) R | # 0 | # 1 | # 2 | # 3 | # 0 | # 1 | # 2 | # 3 |
| Existence of DREQ signal | | | | Status register | | | | Existence of terminal count |
| 49H (59) W | 0 | 0 | 0 | 0 | 0 | DREQ 0: Reset 1: Set | | DMA channel # 0 ~ # 3 |
| Request status | | | | | | | | |
| 4AH (5A) W | 0 | 0 | 0 | 0 | 0 | DMA mask 0: No mask 1: Mask | | DMA channel # 0 ~ # 3 |
| Single mask register | | | | | | | | |
| 4BH (5B) W | 00: Demand mode 01: Single mode 10: Block transfer mode 11: Cascade mode | | Address 0: increment 1: decrement | Auto Init. 0: disable 1: enable Mode register to/from Mem. | Transfer mode 00: Verify 10: Read 01: Write | | DMA channel 0 ~ 3 | |
| 4CH (5C) W | Clear byte pointer F/F Clears the F/F to determine high or low order when the address work count is read/written. | | | | | | | |
| 4DH (5D) R | Temporary register Latest data transferred with memory | | | | | | | |
| 4DH (5D) W | Master clear Same as the hardware reset | | | | | | | |
| 4FH (5F) W | 0 | 0 | 0 | 0 | # 3 | # 2 | # 1 | # 0 |
| All mask register | | | | | 0: Clear mask bit 1: Set mask bit | | | |