This volume is intended to be used together with the P800M publications concerning programming.

Part 1 describes in great detail the powerful instruction set for the P800M computers and shows the programmer the functional operation, the syntax, the setting of the condition register, the instruction time and examples.

The instructions are grouped in the following operational categories :

Load and store instructions Arithmetic instructions Logical instructions Character handling instructions Branch instructions Shift instructions Table handling instructions External transfer instructions Control instructions I/O instructions String instructions

Preface

111

PART 1 INSTRUCTION SET

Chapter	1	Introduction	1.1				
Key to sy Instructio Registers	mbo n Fo	Is used in the Instruction Set ormats	1.1 1.2 1.4				
Type of I Software	nstru Simu	uction ulation of Instructions	1,5 1 .6				
Chapter	2	Load and Store Instructions	1.7				
Chapter	3	Arithmetic Instructions	1,21				
Chapter	4	Logical Instructions	1.61				
Chapter	5	Character Handling Instructions	1.73				
Chapter	6	Branch Instructions	1.83				
Chapter	7	Shift Instructions	1.99				
Chapter/	8	Table Handling Instructions	1.115				
Chapter	9	External Transfer Instructions	1.119				
Chapter	10	Control Instructions	1.131				
Chapter	11	Input/Output Instructions					
Chapter	12	String Instructions					

PART 1

INSTRUCTION SET

1

	Key to symbols used in the instruction set
Label	Identifier, or label, consisting of max. 6 characters of which the first must always be a letter. All instructions, and most of the assembler directives, may be preceded by a label.
•	Asterisk, Indicates: — indirect addressing — current value of location counter
t I	The syntactic item(s) between these brackets may be omitted
F (Choose one of the items between these brackets
r1	Register A1A15
r2	Register A1 A15. Used as an index register in memory reference instructions.
r3	Register A1A7
m	Memory expression
k	Constant in bits 8–15 (short constant)
lk	Constant or address in bits 0–15 of the word following the instruction (long constant)
Ρ	P-register, (Instruction counter)
Т1	Register to register operation.
Т2	Long constant instruction.
т3	Register addressing.
тза	Register r2 is not the stackpointer A15
тзв	Register r2 is the stackpointer A15
TxS	The result must be stored in memory
Т4	Direct addressing
T5	Indexed addressing
Т6	Indirect addressing
T7	Indirect indexed addressing
T8	Short constant instruction
1/5	Load/store indicator. Load: bit 15 = 0 Store: bit 15 = 1
MD	Addressing mode
Δ.	Logical AND
\sim	Logicul OR
¥	Exclusive DR
***	Compare/
7	Divide /
×	Multiply
+	Add

1

Instruction formats

Machine instructions conform to one of the following two formats:

- format 0

- format 1.

Format 0 instructions

Instructions of this type consist of one word, where the 16 bits indicate the following functions :

bit	0	1	4	5	7	8	15
	0	opcode		r3			
				CND			

where

bit O	-	indicates	the	instruction

bits 1-4 - operation code

bits 5–7 — one of the registers A1–A7 or the condition value in a Branch instruction.

bits 8-15 - the contents of this field varies according to the type of instruction and may contain one of the following values:

format

- an 8-bit positive constant (constant instruction)
- an even displacement value (branch instruction)
- -an indication of the shift required (shift instruction)
- device address (I/O instruction) + function bits
- fixed parameters (miscellaneous instruction)

Format 1 instructions

Format 1 instructions perform a number of operations by reference to two of the 16 registers available for user access: one of these registers may point to a data item either in a word following the instruction or elsewhere in memory as it is possible to use that register as an index register.

bit	0	1	4	5		7	8	9	10	11		14	15
[1	opcod	2		r1			N	٨D		r2		l/s
					CND								
			· (peran	d m of	k 	(2 .vc	ords fo	or DAK	(and [SK)		
ہ :where	ł												i
bit 0 bits 1– bits 5–	-4 -8	 indicat operati one of registe The gr This m in bran value a 	es the ins on code the regist rs A1 oup to wh ay be eith ach instru- and bit 8 i	tructio ers A1 A7 are nich a i ner 0 (g ction, s not u	on form in gro register group (howeve used.	iat 15 s; up C bel()) or er, bi	pecifie) and r ongs is 1 (gro its 5 to	ed as f registe s indie oup 1 o 7 in	follows: ers A8 . cated by) iclusive	., A 1! 7 bit 8 indica	5 are in te a cor	ngroup Indition	1.
bits 9–	-10	 addres i.e. wh has to 	sing mode ether the be taken	e code, word f into ac	These followin count,	bits ng tl	will s he inst	pecify tructi	y direct on, or a	or ind nother	irect ac memo	ldressin Iry word	9, 1,
bits 11	-14	- the nu 5-8.	 the number of one of the 16 registers, expressed in the same way as in bits 5-8. 									ts	
bit 15		– load/st of the {1/s = {	ore indica operation)) or in a r	ator, U is to b memor	lsed in (be place ry word	certa ed ei I (1/s	ain ins ither i s = 1}.	tructi n the	ions to i register	indicat showr	e that i by bit	the results 5–8	ilt

This type of instruction may be followed by a data word (16 bits) containing an address (m) or a positive or negative value. In the case of an address, bit 15 is not significant, except for character handling instructions,

The binary values of bits 5 through 8 in r1 and 11 through 14 for r2 are: 4.2.1.8, and in r3 = 4.2.1.

Example: A3 in r1 or r2 is written as 0110 and A12 as 1001. For r3 this is 011. A12 cannot be specified in the field r3.

Registers

16 registers are available for use by the programmer. These 16 registers, which have the predefined symbols A0 through A15, are called the scratchpad. They may be addressed from either the instruction being carried out or from the toggle switches on the control panel.

The specific designation of registers within the scratchpad is:

P-register (AO)

This register is used to hold the address of the next instruction to be executed. It is incremented in steps of two if the program is to carry out in sequence, or altered to hold the required new address if a branch is to be performed.

The instruction counter (P) points always already to the next instruction before execution of an instruction.

Working registers (A1-A14)

The working registers may be used in any of the following ways:

- as accumulator where the data to be processed can be found in a register.
- as pointers where the contents of the specified registers contain the operand address rather than the operand itself.
- as index registers where the contents of the specified registers and the contents of the word following the instruction are summed to produce the operand address.

Register A15

This register is used by the interrupt system as the stackpointer and, as such, it is updated by the system whenever it is used for memory addressing.

It may be addressed by instruction in the same way as the registers A1 through A14.

Type of instruction

The instruction in the instruction set may use various methods of forming one of the operands to be used. To make a clear distinction between these methods, each instruction in the instruction set description has received a notation T1 thru T8 to indicate the manner in which the operand is formed. The latter is usually governed by the values of the format, address mode and the r2 field (bits 11 thru 14) in the instruction. The result of this operation may be an address which is called the effective memory address.

Туре	Format	Mode	r2 field	Description			
т1	1	00	≠0	Register to register operation			
Τ2	1	01	0000	Long constant instruction			
T3 (T3A) (T3B)	1	01	7 0	Address in register r2 (The register specified is not A15) (The register specified is A15)			
T4	1	10	0000	Address in next word (direct addressing)			
T5	1	10	≠ 0	Indexed addressing			
Т6	1	11	0000	Indirect addressing			
T 7	1	11	≠ 0	Indexed indirect addressing			
Т8	0	-	-	Short constant			

T1 Register to register operation

The operand is the value in the register specified by r2.

T2 Long constant instruction

The operand is the value contained in the least significant word of the double length instruction.

T3 Address in register

The operand is held in memory. The memory address of the operand is the value in the register specified by r2.

T3A r2 ≠ A15 T3B r2 = A15

T4 Address in next word (direct addressing)

The operand is held in memory. The memory address of the operand is the value in the least significant word of the double length instruction.

T5 Indexed address in next word (indexed addressing)

The operand is held in memory. The memory address of the operand is found by adding the value in the register specified by r^2 to the value in the least significant word of the double length instruction.

Load register



P851M P852M P856M P857M

syntax: [label] ب LD [*] ب r1, m [,r2]

The contents of the register specified by r1 are replaced by the contents of the effective memory address. This effective memory address can be found as follows:

Түре	Function	MD	Syntax
Τ4	(m) → r1	10	LD r1, m
T5	(m+(r2)) •r1	10	LD r1, m, r2
T6	((m)) • r1	11	LD* r1, m
T7	((m + (r2))) → r1	11	LD* r1, m, r2

Condition

register:

2

LD

CR = 0 if (r1) = 0 1 if (r1) > 0 2 if (r1) < 0

bit	0	1			4	5		8	9	10	11		14	15
	1	0	0	0	0		r1		N	1D		r2		0

Remark:

Restricted to system mode if r1 = A15.

Load register/register



Syntax: [label] _ LDR [•] _ r1, r2

The 16 bits of the register specified by r1 are replaced either by the contents of the register specified by r2 (direct addressing) or by the contents of the effective memory address which can be found in the register specified by r2 (indirect addressing). In the last addressing mode, if r2 specifies the A15 register, the latter is assumed to be the stack. In this case, the pointer is updated (i.e. incremented by one word to point to the latest entry) before the transfer of data occurs.

Туре	Function		MD	Syntax
T1	(r2)	-+ r1	00	LDR r1, r2
ТЗА	((r2))	→ r1	01	LDR* r1, r2
тзв	(A15) + 2 → A15, ((A15))	→ r1	01	LDR* r1, A15

Condition

register:

 $CR = 0 \text{ if } \{r1\} = 0$ 1 if $\{r1\} > 0$ 2 if $\{r1\} < 0$

bit	0	1			4	5		8	9	10	11		14	15
	1	0	0	0	0		r1		N	1D		r2		0

Remark:

Restricted to system mode if r1 = A15 or if type 3B.

LDK	
LDKL	

Load constant



P851M
P852M
P856M
P857M

Syntax:	[label] ⊔ LDK ⊔ r3, k – T8 [label] ⊔ LDK L ⊔ r1, lk – T2															
	T8 The positive constant k is loaded into bits 8 through 15 of the register specified in r3. The bits 0 through 7 are reset to zero.															
	⊤2	F2 The positive or negative constant, which can be found in the word following the instruction, replaces the contents of the register specified by r1.										:he 1e				
	Түре	F	unc	tion							Synta	3x				
	ТВ Т 2	k II	(→ r: k -• i	3 ₈₋₁₉ r1	5	0 -• r	3 ₀₋₇				LDK LDK	L	r3, r1,	k Ik		
Condition regi ste r:	тв Т2	Uno CR	chan =	ged 0 if 1 r 2 if	f Ik f Ik f Ik	= 0 > 0 < 0										
	bit	0	1			4	5	• 7	8							15
	тв [0	0	0	0	0		٢З				k				
	ſ	•					-									
	bit _	0	1			4	5	_	8	9	10	11			14	15
	т2	1	0	0	0	0	_	г1	/	0	1	0	0	0	0	0

Remark:

/

Restricted to system mode if r1 = A15.

Store register

P851M
P852M
P856M
P857M

Syntax: [label]_ ST [+]_ r1, m [, r2]

The 16 bits of the register specified by r1 replace the contents of the effective memory address.

Туре	Function	MD	Syntax
Т4	(r1) → m	10	ST r1, m
Τ5	(r1) → m + (r2)	10	ST r1, m, r2
Т6	(r1) → (m)	11	ST* r1, m
Т7	(r1) → (m + (r2))	11	ST* r1, m, r2

Condition

register:

Unchanged

bit	0	1			4	5		8	9	10	11		14	15
	1	0	0	0	0		r1		N	1D		r2		1

Remark:

Restricted to system mode if r1 = A15.

Store register/register



Syntax: r1, r2 ت STR (1, r2)

The 16 bits of the register specified by r1 replace the contents of the memory address indicated in the register specified by r2 (indirect addressing). If A15 (stack pointer) is specified by r2 it is updated.

Түре	Function	Syntax
ТЗА	(r1) + (r2)	STR r1, r2
T38	(r1) → (A15), (A15) – 2 → A15	ST R r1, A15

Condition

register:

Unchanged

bit	0	1			4	5		8	9	10	11		14	15
	1	0	0	0	0		r1		0	1		r2		1

Remark:

- An interrupt 'stack overflow' is generated when, for T3B type, the address reached by the points = </100. Bit 13 is set to 1 in PSW. • Restricted to system mode if $r_1 = A_{15}$ or if type 3B.

Multiple load

Syntax: {label}، ML [•] ، n, m [, r2]

The contents of n consecutive registers (the first one being A1) are replaced by the contents of n consecutive memory locations (the first location is indicated by the effective memory address).

Түре	Function			MD	Syntax
Τ4	(m) (m + n)		A1 An	10	MLn,m
T5	(m + (r2)) (m + (r2) + n)	→	A1 An	10	ML n, m, r2
T6	{{m}} {(m) + n}	-•	A1 An	11	ML*n,m
Т7	((m + (r2))) ((m + (r2)) + n)	→	А1 Ап	11	ML* n, m, r2

n = number of registers (1 through 15)

Condition

register:

CR = 0 if (A1) = 0 1 if (A1) > 0 2 if (A1) < 0

bit	0	1			4	5		8	9	10	11		14	15
	1	0	1	1	1		n		N	1D		r2		0

Remark: Restricted to system mode if n = 15. MLK

Multiple load constant

MLK

P851M P852M (softw. sim P856M

P857M

MLK __ n ب_ MLK

The contents of n successive registers are replaced by n values which must be given immediately after this instruction by means of a data statement. If n = 0 the instruction is trapped.

Type	Function		Syntax			
T2	lk1, lk2 ,, lkn	→ A1, A2 ,, An	MLK n			
			DATA x,,xn			

n = number of registers (1 through 15)

Condition

register:

CR = 0 if (A1) = 0 1 if (A1) > 0 2 if (A1) < 0



Remark: Restricted to system mode if n = 15.

Multiple load/register

P851M P852M (softw. sim) P856M

P857M

Syntax: [label] 🖬 MLR 🖬 n, r2

The contents of n consecutive registers (the first one being A1), are replaced by the contents of n consecutive memory locations. The first address of those locations is indicated by the contents of r2. If r2 is the stackpointer A15, the system stackpointer is updated.

Туре	Function		Syntax
ТЗА	((r2)) ((r2) +2) -	→ A1 • A2	MLR n, r2
	– ((r2) +2n – 2)	→ An	
тзв	(A15) + 2n ((A15)) ((A15) – 2) –	→ A15 → A1 → A2	MLR n, A15
	_ ((A15) — 2n + 2)	-→ An	

n = number of registers (1 through 15)

Condition

register:



bit 8 9 11 14 15 0 1 4 5 10 0 0 1 1 1 1 n 1 r2 0

Remark:

* Restricted to system mode if n = 15 or if r2 = A15

* If 3B type, the contents must be even (P851M).

MS

Multiple store

MS

P852M (softw. sim) P856M

P851M

P857M

n, m [, r2] ی MS (+) ی n, m [, r2]

Unchanged

The contents of n consecutive memory locations (the first one is given by the effective memory address) are replaced by the contents of n consecutive registers.

Түре	Function	MD	Syntax
Т4	A1An → m,,m + n	10	MS n, m
T5	A1 An → m + (r2), , m + (r2) + n	10	MS n, m, r2
Т6	A1An → (m),, (m) + п	11	MS* n, m
T7	A1 An → {m + {r2}), , (m + (r2)) + n	11	МS⁼ п, m, r2

n = number of registers (1 through 15)

Condition

register:

bit 0 4 5 89 10 11 14 15 1 0 r2 1 1 1 1 MD 1 n

Remark: Restricted to system mode if n = 15. MSR

Multiple store register

P851M

P856M P857M

Syntax: [label] 🗆 MSR 💷 n, r2

The contents of n consecutive registers (the first one is register A1) replace the contents of n consecutive memory locations. The first address of those locations is specified in r2. If r2 = the system stackpointer A15, the stackpointer is updated by the contents of n registers.

Түре	Function		Syntax	
T3A	(A1) (A2) —	-+ (r2) → (r2) + 2	MSR n, r	2
	– (An)	→ (r2) + 2n – 2		
ТЗВ	(A1) (A2) -	→ (A15) → (A15) – 2	MSR n, A	415
	– (An) (A15) – 2n	-+ (A15) 2n + 2 -> (A15)		

n = number of registers (1 through 15).

Condition register:

r: Unchanged



Remark:

- An interrupt 'stack overflow' is generated when, for type T3B, the address reached by the pointer ~ </100. Bit 13 in PSW is set to 1.
- Restricted to system mode when n = 15 or r2 = A15.
- * If 3B type, the A15 contents must be even (P851M).

Extended load (MMU option)

EL

P8	5	7	м
	÷		

Syntax:	(label) ⊔ EL [+] ⊔ r1, m (, r2)														
	The 16 transla	5-bit ited t	cont by th	ents ie M	s of MU	the e , are	mor giste	y add er r1,	ress, s	speci	ified i	in m an	d		
	Type Function MD Syntax														
	T 4	ndec	t		→ r1	10 EL r1				r1, m					
	T5	(m +	(r2)) ex	tend	ed	→ r1			10		EL	r1, m,	r2
	T6	((m))	ext	end	ed		→ r1		11 EL* r1, m					
	Т7	((m +	+ (r2))) (exter	nded			11		EL•	r1, m,	r2	
Condition register:	CR =	0 if	(r1)	= ()										
		1 if 2 if	(r1) (r1)	> (< ()										
	bit	0	1			4	5		8	9	10	11		14	15
		1	1	0	1	0		r1		м	D		r2		0
	ľ						•								

Remark:

This instruction may only be used in system mode.

1.17

ELR

Extended load/reg. (MMU option)



P857M

Syntax:	(label	ا ب (ا	ELR	'۲ ب	1, r2	?									
	The 16-bit contents of the effective memory address pointed to in register r2, and translated by the MMU, are loaded in register r1.														
	Туре		Function												
	т3		({r2}) ex	tend	led	. → r 1	1							
Condition register:	CR ·	- 0i 1i 2i	f (r1 f (r1 f (r1) - () > () < (0 0 0										
	bit	0	1			4	5		8	9	10	11		14	15
		1	1	0	1	0		r1		0	1		r 2		0

Remark:

This instruction may only be used in system mode,

Syntax: [label] _ ES [+] _ r1, m [, r2]

The 16-bit contents of register r1 replace the contents of the effective memory address as translated by the MMU.

Type	Function	MD	Syntax
Τ4	(r1) - m, extended	10	ES r1, m
Т5	$(r1) \rightarrow m + (r2)$, extended	10	ES r1, m, r2
T6	(r1) -> (m), extended	11	ES* r1, m
т7	{r1} → (m + (r2)), extended	11	ES* r1, m, r2

Condition

register:

Unchanged



Remark:

This instruction may only be used in system mode.

fied	
fied	
er r1.	
14	15
	14

Remark:

This instruction may only be used in system mode.

LDA

Load address

LDA



Syntax: [label] LDA r1.D.r2

This instruction loads the address specified in r2, incremented by the value D from the second instruction word, into the register specified by r1.

Туре	Function
T1	(r2) + D → r1

Condition

register: Unchanged

bit	0	1			4 5	1	69	10 11		14	15
	1	1	1	1	0	4	Ó	0	r2		0
							D				
	-										_

Remark

* r1 must be #0

* restricted to system mode if r1 = A15

ADK ADKL				Ac	dd c	consta	ant				<u>А</u>	DK	<u>_</u>		P89 P89 P89 P89	51M 52M 56M 57M
Syntax:	(label (label	A ت [A ت [DK DK	L L L	r3, r1,	, k , ik	ו 1 –	18 12								
	Т8	The	pos	sitiw d in	e cc	nsta The	nt k	is adde	d to e add	the c	onten n is ola	ts of	the	reg २	ister	
	T2	The the in r1	po: regi	sitiw ster	e or spe	nega cifici	ative d in 1	consta r1, The	nt Ik resu	is ac It of	ided to the ac	the ditio	coi on i	nten s pla	its of iced	
	Туре	F	unc	tion	,								Syr	ntax		
	Т8 Т2	(r {r	3) 1)	+ k + lk	→ -+	r3 r1								K K	r3, I r1, I	k K
Condition register:	CR =	= 0 if 1 if 2 if 3 in	resu resu resu cas	ult = ult > ult < e of	0 0 0 0	erflov	N									
	bit	0	1			4	5	7	8							15
	т8	0	0	0	1	0		гЗ				k				
	i	1														
	bit	0	1			4	5		8	9	10	11	-	_	14	15
	12		0	0	1	0	L	r1		0	1	0	0	0	0	0
	Rema Restri	rk: ictedit	0 \$\	/ster	n n	node	if r1	= A15								



Addition register/register



P851M P852M P856M P857M

Syntax: {iabel] - ADR [•] - r1, r2 [iabel] - ADRS - r1, r2

The contents of the register specified by r1 are added either to the contents of the register specified by r2 (direct addressing), in which case the sum is always placed in the register specified by r1, or to the contents of the memory address indicated in the register specified by r2 (indirect addressing). In that case the sum is placed either in the register specified by r1 (the l/s indicator being 0) or in the memory address $\{1/s = 1\}$.

Түрө	Function	MD	1/s	Syntax
Т1	(r1) + (r2) → r1	00	n.s.	ADR r1, r2
ТЗ	(r1) + ((r2)) -+ r1	01	0	ADR* r1, r2
Т3	(r1) + ((r2)) → (r2)	01	1	ADRS r1, r2

Condition

register:

- CR = 0 if result = 0 1 if result > 0 2 if result < 0 2 if a result < 0
 - 3 in case of overflow

bit	0	1			4	5		8	9	10	11		14	15
	1	0	0	1	0		r1		N	D		r2		l/s

Remarks:

- * When I/s + 1 (store), r1 must be ≠ 0.
- * Restricted to system mode if r1 = A15.



Addition

AD	
ADS	- F
	1

P851M	
P852M	
P856M	
P857M	

Syntax: [label] _ AD [S] [+] _ r1, m[, r2]

The contents of the effective memory address are added to the contents of the register specified by r1.

The sum is placed either in the register specified by r1, in which case the load/store must be 0, or in the effective memory address when the load/ store indicator is 1.

Type	Function	MD	1/s	Syntax
Т4	(r1) + (m) → r1	10	0	AD r1, m
T4	(r1) + (m) → m	10	1	ADS r1, m
T5	(r1) + (m → (r2)) → r1	10	0	AD r1, m, r2
T5	$(r1) + (m + (r2)) \rightarrow m + (r2)$	10	1	ADS r1, m, r2
Т6	(r1) + ((m)) → r1	11	0	AD* r1, m
T6	(r1) + ((m)) -→ (m)	11	1	ADS* r1, m
T7	{r1} + ({m + (r2))) → r1	11	0	AD* r1, m, r2
T7	$(r1) + ((m + (r2))) \rightarrow (m + (r2))$	11	1	ADS* r1, m, r2

Condition

register:

CR - 0 if result = 0 1 if result > 0 2 if result < 0 3 in case of overflow



IMR

Increment memory/register

IMR



r2 ب Syntax: [label] IMR r2

The contents of the effective memory address indicated in the register specified by r2 (indirect) are increased by one.

Туре	Function	Synta	x
тз	((r2)) + 1 → (r2)	IMR	r2

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0 3 in case of overflow

Ыt	0	1			4	5			8	9	10	11		14	15
	1	0	0	1	0	0	0	0	0	0	1		r2		1

Syntax:

m (, r2) ا ـ_ IM (+) .__ m [, r2]

This instruction increases by 1 the contents of the effective memory address, after which the value of the effective memory address is replaced by the new value.

Type	Function	MD	Syntax
Τ4	(m.)+1 → m	10	IM m
T5	(m + (r2)} + 1 → m + (r2)	10	IM m, r2
T6	((m)) + 1 → (m)	11	IM* m
T7	((m + (r2)}) + 1 → (m + (r2))	11	IM* m, r2

Condition

register:

- CR = 0 if result = 0 1 if result > 0 2 if result < 0
 - 3 in case of overflow

biτ	0	1			4	5			8	9	10	11	_	14	15
	1	0	Ō	1	0	0	0	0	0	М	D		r2		1
	I														

SUK	
SUK	L

Subtract constant

SUK	ן
SUKL	



Syntax:	(label) (label)	_ S	υκ.	_ r3	8, k r1, l	k	_	T8 T2									
	т8	The regi	The positive constant k is subtracted from the contents of the egister specified in r3. The result is placed in r3.														
	Τ2	The of t	The positive or negative constant Ik is subtracted from the contents of the register specified in r1. The result is placed in r1.														
	Type	ļ	unc	tion							Sy	ntax					
	Т8 Т2	((r3} r1}	— k lk	; -► ; →	r3 r1					SU SU	K Kl	r3, r1,	k Ik			
Condition register:	CR =	0 i 1 i 2 i 3 i	f res f res f res n cas	ult = ult > ult < æof	= 0 > 0 < 0	erflo	w										
	bit	0	1			4	5	7	8							15	
	тв [0	0	0	1	1		r3				k					
	bit	0	1			4	5		8	9	10	11			14	15	
	Т2 [1	0	0	1	1		r1		0	1	0	0	0	0	0	

Remark:

Restricted to system mode if r1 = A15.

SUR	
SURS	

Subtract register/register

SUR	٦
SURS	

P851M P852M P856M P857M

Syntax:	label] ــ SUR [•] ــ r1, r2 [label] ــ SURS ــ r1, r2											
	The contents of the register specified by r2 (direct addressing) or the con- tents of the memory address indicated in the register specified by r2 (indirect addressing) are subtracted from the contents of the 16-bit register specified by r1. The result of this operation is placed:											
	 (direct addressing) : in the register specified by r1 (indirect addressing): either in the register specified by r1 (I/s = 0) in the memory address indicated in the register specified by r2 (I/s = 1). 											
	Туре	Function					MD	1/s		Syntax	:	
	T1	(r1) – (r2) → r1				0 0	0		SUR	R r1, r2		
	Т3	(r1) - ((r2))	+ [1]				01	0		SUR*	r1,	2
	13	(r1) - ((r2))	→ (r2)			01	1		SURS	r1, I	2
Condition register:	CR = 0 1 2 3	if result = 0 if result > 0 if result < 0 in case of ove	ırflav	v								
	bit O	1	4	5		8	9	1 0	11		14	15
	1	0 0 1	1		r 1		M	D		r2		1/s
	Bemark											
	" When I/s = 1, r1 must be ≠ 0											
	Restricted to system mode if r1 = A15.											

Subtract word



P851M	
P852M	
P856M	
P857M	1

Syntax: [label]_SU[S] [+]_r1, m[, r2]

The contents of the effective memory address are subtracted from the contents of the register specified by r1. The result is placed in the register specified by r1, when the l/s bit is 0, or in the effective memory address when l/s is 1.

Type	Function	MD	1/s	Syntax	r
Т4	(r1) - (m) → r1	10	0	SU	r1, m
T4	(r1) – (mr) • m	10	1	SUS	r1, m
T5	{r1) – (m = + {r2}} → r1	10	0	SU	r1, m, r2
Т5	$(r1) - \{m + (r2)\} - m + \{r2\}$	10	1	SUS	r1, m, r2
Т6	(r1) ((m)) → r1	11	0	SU⁺	r1, m
T6	(r1) – {(m}) → (m)	11	1	SUS*	r1, m
T7	(r1) – ((m → (r2))) • r1	11	0	SU*	r1, m, r2
T7	(r1) = ((m + (r2))) = (m + (r2))	11	1	SUS*	r1, m, r2

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0 3 in case of overflow



Remark:

- * When the l/s bit > 1, r1 must be $\neq 0$.
- Restricted to system mode if r1 = A15.
CWK

Compare word with constant



Syntax: [label] 🗆 CWK 💷 r1, lk

The contents of the register specified by r1 are compared with the constant. The result of this comparison is stored in the condition register.

Туре	Function	Syntax
Τ2	(r1) ↔ lk ↔ CR	CWK r1, lk

Condition

register:



bit	0	1			4	5		8	9	10	11			14	15
	1	1	1	0	1		r1		0	1	0	0	0	0	0
	ł														

Remark:

Restricted to system mode if r1 - A15.

CWR

Compare words register/register

CWR



Syntax: [label] ... CWR [•] ... r1, r2

The contents of the 16-bit register specified by r1 are compared with the contents of the 16-bit register specified by r2 (direct addressing) or with the contents of the memory address held in the register specified by r2 (indirect addressing).

The result of the comparison is stored in the condition register.

Түре	Function	MD	1/s	Syntax
T 1	(r1) ↔ (r2) → CR	00	0	CWR r1, r2
T3	(r1) ↔ ((r2)) -+ CR	01	0	CWR* r1, r2

Condition

register:

CR = 0 if (r1) = (2nd operand) 1 if (r1) > (2nd operand) 2 if (r1) < (2nd operand)

bit	0	1			4	5		8	9	10	11		14	15
	1	1	1	0	1		r1		N	1D		r2		0

Remark: Restricted to system mode if r1 = A15. Compare words

Syntax: [label] _ CW[+] _ r1, m [, r2]

The contents of the 16-bit register specified by r1 are compared with the contents of the effective memory address which is found in the word following the instruction.

The result of this comparison is stored in the condition register.

Түре	Function		MD	Synta	ix 🛛
Т4	(r1) ↔ (m)	→ CR	10	CW	r1, m
T5	(r1)↔(m +(r2))	→ CR	10	CW	r1, m, r2
T6	(r1) ↔ ((m))	→ CR	11	CM.	r1, m
T7	$(r1) \leftrightarrow ((m + (r2)))$	→ CR	11	CM.	r1, m, r2

Condition

register:

 $CR = 0 \text{ if } (r1) = 2nd \text{ operand} \\ 1 \text{ if } (r1) > 2nd \text{ operand} \\ 2 \text{ if } (r1) < 2nd \text{ operand} \end{cases}$

bit	0	1			4	5		8	9	10	11	14	15
	1	1	1	0	1		r 1		N	ID	r2		0
						-	_						

Remark:

Restricted to system mode if r1 = A15.



Ones complement

C1	
C1S	

P851M P852M P856M P857M

Logic

Complement: One bits in the specified word or register become 0 and vice versa. The logic complement of the effective memory address replaces either the contents of the 16-bit register specified by r1 or the contents of the effective memory address, depending on the state of the l/s indicator.

Туре	Function		MD	1/s	Syntax
⊤4	(m)	→ r1	10	0	C1 r1, m
Τ4	(m)	→ m	10	1	C1S m
Т5	(m + (r2))	-→ r 1	10	0	C1 r1, m, r2
T 5	(m + (r2))	-+ m +{r2}	10	1	C1S m, r2
T6	((m))	→ r1	11	0	C1* r1, m
T6	((m))	→ (m)	11	1	C1S* m
T7	(m + (r2))	→ r1	11	0	C1* r1, m, r2
T 7	(m + (r2))	→ (m + (r2))	11	1	C1S* m, r2

Condition

register:

bit	0	1			4	5		8	9	10	11		14	15
	1	1	1	1	1		r1		N	D		r2		l/s

Remark:

• When I/s = 0, r1 must be = 0

* Restricted to system mode when r1 = A15.

C1R C1RS

Ones complement register/register

	C1R
	CIRS
_	

P851M
P852M
P856M
P857M

Syntax: (label]ت C1R [+)ت r1, r2 [label]ت C1RS د r2

Logic

complement: Bits which contained 1 in the specified register become 0, and vice versa.

The logic complement of the contents of the 16-bit register specified by r^2 (direct addressing) or the contents of the memory address indicated in the register specified by r^2 replaces the contents of:

 (direct addressing) : (indirect addressing) : 	the register specified by $r1$ either the register specified by $r1$ (1/s = 0) or the
(memory address indicated in the register specified by $r2$ (1/s = 1).

If r1 is not specified, the default value will be P.

Түре	Function	MD	1/s	Syntax
T1	(r2) → r1	00	0	C1R r1, r2
Т3	((r2)) → r1	01	0	C1R* r1, r2
тз	((r2)) → (r2)	01	1	C1RS r2

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0



Remark:

When I/s = 0, r1 must be 9.0

~

Restricted to system mode when r1 = A15.

NGR

Negate register



Syntax: [label] NGR _ r1, r2

Twos complement. Zero bits become one and vice verse, +1.

The twos complement of the contents of the register specified by r^2 replaces the contents of the register specified by r^1 .

Туре	Function	Syntax				
Т1	$0 - (r2) \rightarrow r1$	NGR r1, r2				

Condition

register:

- CR = 0 if result = 01 if result > 0 2 if result < 0 3 in case of cases
 - 3 in case of overflow

bit	0	1			4	5		8	9	10	11		14	15
	1	0	0	1	1		r1		0	0		r2		1

Remark:

" r1 must be $\neq 0$

* Restricted to system mode when r1 = A15 (not for P851M).

C2R

Twos complement/register



Syntax: [label] 🗆 C2R 🗆 r2

Twos complement. Zero bits become one and vice versa, +1.

The twos complement (or negative) of the contents of the effective memory address replaces the old contents of this address.

Туре	Function	Syntax				
т3	$0 - ((r2)) \rightarrow (r2)$	C2R r2				

Condition

register:

CR	=	0	if result = 0
		1	if result > 0
		2	if result < 0

۱

3 in case of overflow

bit	0	1			4	5			8	9	10	11		14	15
	1	0	0	1	1	0	0	0	0	0	1		r2		1
										_					

Twos complement



Syntax:

m [, r2] ا ــ C2 [•] ــ m [, r2]

Twos complement. Zero bits become one and vice versa, +1.

The twos complement (or negative) of the contents of the effective memory address, indicated by the word following the instruction, replaces the old contents.

Туре	Function	MD	Synt	ах
Т4	0–(m) → m	10	C2	m
T5	0 – (m + {r2}) → m + (r2)	10	C2	m, r2
Т6	0 – ({m}) → (m)	11	C2*	m
T7	0 – {(m + (r2)))→ (m + (r2))	11	C2⁴	m, r2

Condition

- CR = 0 if result = 0 1 if result > 0 2 if result < 0 3 in case of overflow
- bit 0 1 4 5 8 9 10 11 14 15 0 0 1 1 0 0 1 0 0 MD r2 1

CMR

Clear memory/register



P851M
P852M
P856M
P857M

r2 ב CMR CMR CMR CMR

The contents of the memory address specified in the register specified by r2 are reset to 0.

Туре	Function	Syntax	
тз	0 → (r2)	CMR	r2

Condition

register: Unchanged

bit	0	1		_	4	5			8	9	10	11		14	15
	1	0	1	0	0	0	0	0	0	0	1		r2	•	1

1

СМ

Clear memory



Syntax: [label]__CM [*] __ m [, r2]

The contents of the effective memory address are reset to 0.

Түре	Function	MD	Syntax
Τ4	0.→ m	10	CM m
T5	0 → m + (r2)	10	CM m, r2
T6	0 → (m)	11	CM* m
T 7	0 → (m + (r2))	11	CM* m, r2

Condition

register:

Unchanged

bit	0	1			4	5			8	9	10	11		14	15
	1	0	1	0	0	0	0	0	0	N	1D		r2		1
				_											

MUK

Multiply with constant

MUK

P852M (softw. sim)

P851M

P856M P857M

Syntax: [label] ن MUK ال الا

The constant lk is multiplied by the constant of register A2. The result of the multiplication is loaded as a 31-bit product in registers A1 and A2. Bit 0 of A2 is reset to zero. The sign bit of A1 is the sign of the result. Overflow occurs if the result $> 2^{30} - 1$.

In that case the two registers contain only the 30 least significant bits while the sign bit may or may not be correct.

Type Function T2 (A2) x $|k \rightarrow A1, A2$

Condition

register:

CR = 0 if result = 0 1 if result > 0

- 2 if result < 0
- 3 in case of overflow

bit	0	1			4	5			8	9	10	11			14	15
	1	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0

/

Multiply register/register



r2 ن MUR[•] r2

The contents of the register specified by r2 (direct addressing), or the contents of the memory address indicated in r2 (indirect addressing) are multiplied by the contents of A2. The result is loaded as a 31-bit product in A1, A2. The most significant bit of A2 is reset to zero. The sign of the product is stored in the sign bit of A1.

Overflow occurs if the result $> 2^{30} - 1$.

In that case the two registers contain only the 30 least significant bits while the sign bit may or may not be correct.

Туре	Function		MD	Syntax	
T1 T3	(A2) x (r2)	→ A1, A2	00	MUR	r2
15	1421 X 11/211	14 AT, AZ	01	MOR	12

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0 3 in case of overflow

bit	0	1			4	5			8	9	10	11		14	15
	1	1	0	0	0	0	0	0	0	N	1D		r2		0
1															

MU

Multiply



(softw. sim)

P851M

P852M

P856M P857M

Syntax: [label]__MU[+]__m[, r2]

The contents of register A2 are multiplied by the contents of the effective memory address. The result of this multiplication is loaded as a 31-bit product in registers A1, A2. The most significant bit of A2 is reset to zero. The sign of the product is stored in the sign bit of register A1. Overflow occurs if result > $2^{30}-1$.

In that case the two registers contain only the 30 least significant bits while the sign bit may or may not be correct.

Туре	Function		MD	Syntax
T 4	(A2) x (m)	→ A1, A2	10	MU m
T5	$(A2) \times (m + (r2))$	• A1, A2	10	MU m, r2
T6	(A2) x ((m))	+ A1, A2	11	MU* m
T7	(A2) x ((m + (r2)))	-> A1, A2	11	MU* m, r2

Condition

register:

CR = 0 if result - 0 1 if result > 0 2 if result < 0 3 in case of overflow

۱



DVK

Divide by constant

DVK

P851M P852M (softw. sim) P856M

P857M

الا ت DVK ت (label) NVK ال

The contents of the registers A1, A2 are divided by the constant Ik. The quotient is placed in register A2, the remainder in register A1. Overflow occurs when the quotient exceeds 15 bits. In that case the contents of A1 and A2 are not significant. See also the note under DV on page 3.0.24.

Туре	Function	0	R
Т2	(A1, A2) / lk	A2	A1

Condition

CR	=	0	if (A2) = 0
		1	if (A2) > 0
		2	if (A2) < 0
		3	in case of overflow

bit	0	1			4	5			8	9	10	11			14	15
	1	1	0	0	1	0	0	0	0	0	1	0	0	0	0	0

DVR

Divide register/register

DVR

1

P857M

r2 _ DVR (•) _ r2

CR

The contents of the registers A1 and A2 are divided by the contents of r2 (direct addressing), or the contents of the memory address indicated in r2 (indirect addressing). The quotient is placed in register A2, the remainder in A1.

Overflow occurs if the quotient exceeds 15 bits. In that case the contents of A1 and A2 are not significant.

See also the note under DV on page 3.0.24.

Туре	Function		Q	R	MD	Syntax	
Т1	(A1, A2) / (r2)	→	A2	A1	00	DVR	٢2
Т3	(A1, A2) / ((r2))	→ ,	A2	A1	01	DVR*	r2

Condition

=	0	if (A2) = 0
	1	if $(A2) > 0$
	2	if (A2) < 0
	3	in case of overflow

bit	0	1			4	5			8	9	10	11		14	15	1
	1	1	0	0	1	0	0	0	0	M	1D		r2		0]
																1

DV

Divide



P857M

Syntax: [label] DV[+] m[, r2]

The contents of the registers A1 and A2 are divided by the contents of the effective memory address. The quotient is placed in register A2. The remainder in register A1.

The sign of the remainder is equal to the original sign of A1, A2, except when the remainder is equal to zero (always positive).

Overflow occurs when the quotient exceeds 15 bits. In that case the contents of A1 and A2 are destroyed except when the division is equal to zero.

Type	Function	0	R	MD	Syntax	
Т4	(A1, A2) / (m)	→ A2	Al	10	DV m	
T5	(A1, A2) / (m + (r2))	→ A2	A1	10	DV m,r2	
Т6	(A1, A2) / ((m))	-+ A2	A1	11	DV⁺ m	
T 7	(A1, A2) / ((m + (r2)))	→ A2	A1	11	DV* m, r2	

Condition

register:

 0	if (A2) = 0
1	it (A2) > 0
2	if (A2) < 0
3	in case of overflow

bit	0	1_			4	5			8	9	10	11		14	15
	1	1	0	0	1	0	0	0	0	N	1D		r2		0

Note:

CR

An erroneous result is given when the most significant word of the dividend is equal to the twos complement of the divisor.

DAK

Double add with constant



P851M P852M (softw. sim) P856M

P857M

Syntax: [label] ت DAK ت الا، , الاء

A constant consisting of 32 bits (bit 0 of first word is sign bit; bit 0 of second word is not used) is added to the contents of registers A1 and A2. The sum is placed in A1, A2. Bit 0 of A2 is set to zero. Bit 0 of A1 is the sign bit.

Type	Function	
T 2	lk1, lk2 + (A1, A2)	→ A1, A2

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0 3 in case of overflow



DAR

Double add register /register

DAR

(softw.

P852M P856M P857M

P851M

Syntax: [label] _ DAR[•] _ r2

The contents of two consecutive registers, the first one specified in r^2 (direct addressing), or the contents of two consecutive words. The address of the first one being indicated in r^2 (indirect addressing) are added to the contents of A1 and A2. Bit 0 of A2 is set to zero. The sign bit of the result is the sign bit of A1.

Түре	Function	MD	Syntax
Т1	(r2,r2 + 1) + (A1, A2) -+ A1, A2	00	DAR r2
тз	$((r2),(r2) + 2) + (A1, A2) \rightarrow A1, A2$	01	DAR* r2

Condition

- CR = 0 if result = 0 1 if result > 0 2 if result < 0
 - 3 in case of overflow
 - 3 in case of overflow

bit	0	1			4	5			8	9	10	11		14	15
	1	1	0	1	0	0	0	0	0	N	1D		r2		0

Double add

P851M P852M (softw. sim) P856M

P857M

Syntax: [label] _ DA[•] _ m[, r2]

The contents of the effective memory address and the contents of the effective memory address + 2 are added to the contents of the registers A1 and A2. The sum is placed in those registers.

The sign bit in A2 is set to zero. The sign bit of the parameters and result is the sign bit of A1.

Type	Function		MD	Syntax
Τ4	(m, m + 2) + (A1, A2)	-+ A1, A2	10	DA m
T5	(m + (r2), m + (r2) + 2) + (A1, A2)	-+ A1, A2	10	DA m, r2
Т6	((m),(m) + 2) + (A1, A2)	$\rightarrow A1, A2$	11	DA'm
T7	((m + (r2)), (m + (r2) + 2)) + (A1, A2)) → A1, A2	11	DA ⁺ m, r2

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0 3 in case of overflow

bit	0	1	_		4	5			8	9	10	1		14	15	/
	1	1	0	1	0	0	0	0	0	h	1D		r2		0	

DSK

Double subtract with constant

DSK

P851M P852M (softw. sim) P856M

P857M

Syntax: [label] DSK L lk₁, lk₂

A constant consisting of 32 bits (bit 0 of first word is sign bit; bit 0 of second word is not used) is subtracted from the contents of registers A1, A2. The result is placed in A1, A2. Bit 0 of A2 is set to zero. Bit 0 of A1 is the sign bit,

Туре	Function
Т2	(A1, A2) – lk1, lk2 → A1, A2

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0 3 in case of overflow



DSR

Double subtract reg./reg.

P851M P852M (softw. sim) P856M

1

P857M

Syntax: [label] L DSR {• } L r2

The contents of two consecutive registers, the first one being specified in r2 (direct addressing), or the contents of two consecutive words, the address of the first one being indicated in r2 (indirect addressing) are subtracted from the contents of the registers A1 and A2. Bit 0 of A2 is reset to zero. Bit 0 of A1 is the sign bit.

Туре	Function	MD	Syntax	
T1	$(A1, A2) - (r2, r2 + 1) \rightarrow A1, A2$	00	DSR	r2
T3	$(A1, A2) - ((r2), (r2 + 1)) \rightarrow A1, A2$	01	DSR*	r2

Condition

CR	4	0	if result = 0
		1	if result > 0
		~	10 1

- 2 if result < 0
- 3 in case of overflow

bit	0	1			4	5		_	8	9	10	11		14	15	
	1	1	0	1	1	0	0	0	0	٨	1D		r2		0	
]

Double subtract

P851M P852M (softw. sim

-

P856M P857M

Syntax: [label] _ DS[+] _ m[, r2]

The contents of the effective memory address and the contents of the effective memory address ± 2 are subtracted from the contents of the registers A1 and A2. The result is placed in A1, A2. The sign bit in A2 is set to zero.

The sign bit of the parameters and the result is the sign bit of register A1.

Туре	Function	MD	Syntax
Т4	$(A1, A2) - (m, m+2) \rightarrow A1, A2$	10	DS m
T 5	$(A1, A2) = (m + (r2), m + (r2) + 2) \rightarrow A1, A2$	10	DS m, r2
Т6	$(A1, A2) - ((m), (m) + 2) \rightarrow A1, A2$	11	DS* m
T7	$(A1, A2) = ((m + (r2)), (m + (r2)) + 2) \rightarrow A1, A2$	11	DS* m, r2

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0 3 in case of overflow

bit	0	1			4	Б			8	9	10	11		14	15
	1	1	0	1	1	0	0	0	0	N	ID		r2		0

FFL

Integer to floating point (F.P.P. option)

FFL

P857M

Syntax: [label] _ FFL

The contents of the registers A1, and A2, being a double precision integer, are sent to the Floating Point Processor where the integer is converted into a floating point operand. The result is stored in three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor.

Түрс	Function			
T1	(A1), (A2) →	F.P. operand -	FPA1, FPA2,	FPA3

Condition

CR	= 0	if result = 0
	1	if result > 0
	2	if result < 0

bit	0	1			4	5			8	9	10	11			14	15
	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	Q
								_								

FFX

Syntax: [label] 🕁 FFX

CR

The floating point operand contained in three accumulators FPA1, FPA2 and FPA3, situated on the Floating Point Processor, is converted into a double precision integer. The result is placed in the registers A1 and A2. During this operation the number may be truncated (loss of least significant bits).

An overflow occurs if the integer is greater than $2^{30} - 1$ or smaller than -2^{30} . An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3.

Type Function T1 (FPA1, FPA2, FPA3) → integer → A1, A2

Condition

Ξ	0	if	result	= 0	
=	0	if	result	= 0	

- 1 if result > 0
- 2 if result < 0
- 3 abnormal condition:
 - arithmetic overflow (exponent > 30)

bit	0	1			4	5			8	9	10	11			14	15
	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	1
											_					

FADR FADRS



Syntax: {label] FADR[S] r2

The floating point operand contained in three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor, is added to the floating point operand present in three consecutive memory locations. The first memory location is indicated by r2. The result is placed either in FPA1, FPA2 and FPA3 or in three consecutive memory locations, depending on the state of the I/s indicator.

An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3,

Type Function

Т3	(FPA1, FPA2, FPA3) + ((r2)), ((r2)+2), ((r2)+4) -+	FPA1, FPA2, FPA3
T3S	(FPA1,FPA2,FPA3) + ((r2)),((r2)+2),((r2)+4) →	(r2),(r2)+2,(r2)+4

Туре	1/s	Syntax	
тз	0	FADR	٢2
T3S	1	FADRS	٢2

Condition

rogister:

CR

- 1 if result > 0
- 2 if result <0
- 3 abnormal conditions:

۵

- unnormalized operand (operation aborted)
- arithmetic overflow (result exponent > or = 2^{15})
- arithmetic underflow (result exponent $< -2^{15}$)



Floating point addition (F.P.P. option)

FAD

[label] FAD[S] [•] m[, r2] Syntax:

> The floating point operand contained in the floating point accumulators FPA1, FPA2, FPA3 on the Floating Point Processor, is added to the floating point operand contained in three consecutive memory locations. the first one being indicated by the effective memory address. The sum is placed either in accumulators FPA1, FPA2 and FPA3 or in three consecutive memory locations pointed to by the effective memory address, depending on the state of the I/s indicator.

> An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3.

Type Eurotion

. ,							
T4	(FPA1	FPA2,	PA3) +	(m),(r	n + 2),	m + 4) - FPA1, FPA2, FPA3
145	(FPA1	,FPA2,F	-PA3) + ((m),(r	n + 21,	m + 4	$) \rightarrow m, m + 2, m + 4$
Т5	(FPA1	,FPA2,F	=PA3} + ((m + {r;	2}},(m +	(r2) + 2	2), (m + (r2) + 4} →
							→ FPA1,FPA2,FPA3
T5S	(FPA1	,FPA2,F	=PA3) + I	(m + (r;	2)),(m +	(r2) + 2	2}, (m + (r2) + 4) →
					→ m +	(r2), m	+ (r2) + 2, m + (r2) + 4
Т6	(FPA1	,FPA2,F	FPA3) + (((m)),((r	n + 2)},	((m + 4)	I) → FPA1,FPA2,FPA3
T6\$	(FPA1	FPA2,	PA3) + I	((m)),((n	n + 2)),	((m + 4))) -+ (m), (m + 2), (m + 4)
T7	(FPA1	FPA2,F	PA3) + 1	((m + (r)	2))),((m	+ (r2) +	+ 2)),((m + (r2) + 4)) →
							→ FPA1,FPA2,FPA3
T7S	(FPA1	FPA2,	PA3) +	((m + (r)	2))),((m	t (r2) +	+ 2)),((m + (r2) + 4)) →
				-→ (n	n + (r2))	, (m + ((r2) + 2), (m + (r2) + 4)
Туре	MD	l/s	Syntax				
Т4	10	0	FAD	m			
T4S	10	1	FADS	m			
T5	10	0	FAD	m, r2			
T5S	10	1	FADS	m. r2			
T6	11	0	FAD*	m			
T6S	11	1	FADS*	m			
T7	11	0	FAD*	m, r2			
T75	11	1	FADS"	m, r2			
CR =	0 if re	sult = 0					
	1 if re	suit > 0					

Condition register:

- 2 if result < 0
- 3 abnormal condition:
 - unnormalized operand (operation aborted)
 - arithmetic overflow (result exponent > or = 2^{15})
 - arithmetic underflow (result exponent $< -2^{15}$)

biτ	0	1			4	5			8	9	10	11		14	15
	1	1	0	0	1	1	0	0	0	N	1D		r2		l/s

FSUR	005711
FSURS	P85/M

Syntax: [label] FSUR[S] r2

The floating point operand contained in three consecutive memory locations, the first one being specified by r2, is subtracted from the floating point operand in the three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor. The result is placed either in FPA1, FPA2, FPA3 or in three consecutive memory locations, depending on the state of the l/s indicator. An interrupt is generated by the Floating Point Processor when an

abnormal condition occurs. CR is set to 3.

Type Function

т3	$(FPA1, FPA2, FPA3) - ((r2)), ((r2) + 2), ((r2) + 4) \rightarrow$	FPA1, FPA2, FPA3
T3S	$(FPA1, FPA2, FPA3) - ((r2)), ((r2) + 2), ((r2) + 4) \rightarrow$	(r2),(r2) + 2,(r2) + 4

Түре	1/s	Syntax	
тз	0	FSUR	r2
T3S	1	FSURS	r2

Condition

- CR = 0 if result = 0
 - 1 if result > 0
 - 2 if result < 0
 - 3 abnormal condition:
 - unnormalized operand (operation aborted)
 - arithmetic overflow (result exponent > or = 2^{15})
 - arithmetic underflow (result exponent $< -2^{15}$)

bit	0	1			4	5			8	9	10	11		14	15
	1	1	0	0	1	1	0	1	0	0	1		12		1/s

Floating point subtract (F.P.P. option)

FSU

[label] __ FSU[S] [•] __ m[, r2] Syntax:

> The floating point operand contained in three consecutive memory locations, the first of which is specified by the effective memory address. is subtracted from the floating point operand present in three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor. The result is placed either in FPA1, FPA2 and FPA3 or in three consecutive memory locations pointed to by the effective memory address, depending on the state of the I/s indicator. An interrupt is generated by the Floating Point Processor when an abnormal condition occurs.

	Type	Funct	tion											
	Τ4	(FPA	1,FPA;	2,FPA3)	- (m)	,(n	1+2	2),()	n + 4)-+	PA1	FPA2	2,FPA3
	T4S	(FPA	1,FPA:	2,FPA3)	- (m)	,(n	n + 2	2),(1	m + 4	}→ r	n, m ·	+2,п	1 + 4
	T5	(FPA	1,FPA:	2,FPA3)	- (m +	· (r2	!)),((nn + (r2) +	2),(m	i + (r2) + 4)) →
											→ 1	FPA1	FPA2	2,FPA3
	T5S	{FPA	1,FPA	2,FPA3)	- (m 4	- (12	!)),(i	m + (r2) +	2),(m) + (r2) + 4)) →
								→ m) + (r2	2), m	+ (r2) + 2,	m + (r2) + 4
	Т6	(FPA	1, FPA:	2.FPA3)	- ((m))	.{(n	n + 2	2)).(()	m + 4	1)) 1	FPAI	FPA2	2.FPA3
	T6S	(FPA	1.FPA	2.FPA3)	$ -\dot{0} $	(m))	.((n	1+2	2)).((r	n + 4)) - ((m),(n	n + 2)	(m + 4)
	Τ7	FPA	1, F PA:	2, FPA3)	- ({m •	+ (r2	?))),(((m +	(r2)	+ 2}}	((m +	(r2) EPA:	+ 4)) →
	T75	(FPA	1 FPA	2 EPA3)	- 1	lm +	- les		llm +	(r2)	+ 211	((m +	(12)	+ 4)) →
	.,.	,		_,,.			{m	+ (1	2)), (m +	(r2) +	2), {r	n + (r	2) + 4)
	Туре	MD	I/s	Synt	ax									
	Т4	10	0	FSU	n	٦								
	T4S	10	1	FSU	Sп	1								
	T5	10	ò	FSU	- n	1 r2								
	T5S	10	1	ESU	S n	1 r2								
	T6	11	ò	ESU	• n	י, י <u>–</u> י								
	TES	11	ĩ	ESU	S* n	1								
	T7	11	Ó	ESU	• •	. r2								
	T7S	11	ĭ	FSU	S* n	n, r2								
Condition														
register	CR =		ocult =	0										
- ogister ;	011	1 16 -												
		2 if r	esunt >	· 0										
		3 ahr	normal	. u . conditi	00'									
				national a	000	hne	ton	orati	on at	orto	d١			
		_	arithm	nanzeu (rflou	, 1ro		000			r = 71	53		
			arithm	etic und	erflo	iw (i	resu	it exp	pone	int <	-215) Ó		
	bit	0	1	4	5			8	9	10	11		14	15
	1	1	1 0	0 1	1	0	1	n		<u>-</u>		r2		1/2
							·					• 4.		

Floating point multiply/register (F.P.P. option)

FMUR	005744
FMURS	F03/191

Syntax: [label] _ FMUR[S] _ r2

The floating point operand contained in the floating point accumulators FPA1, FPA2, FPA3 is multiplied by the floating point operand present in three consecutive memory locations, the first one being indicated in r2. The result is placed either in FPA1, FPA2, FPA3 or in three consecutive memory locations, pointed at by r2, depending on the state of the I/s indicator.

An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3.

-		·
1	vne	Function
	, ~~	

тз	(FPA1,FPA2,FPA3) x ((r2)),((r2) + 2),((r2) + 4)→	FPA1, FPA2, FPA3
T3S	(FPA1, FPA2, FPA3) x ((r2)), ((r2) + 2), ((r2) + 4) +	(r2),(r2) + 2,(r2) + 4

Түре	1/s	Syntax	
тз	0	FMUR	r2
T3S	1	FMURS	r2

Condition

- CR = 0 if result = 0 1 if result > 0
 - 2 if result < 0
 - 3 abnormal condition:
 - unnormalized operand (operation aborted)
 - arithmetic overflow (result exponent > or -2^{15})
 - arithmetic underflow (result exponent $< -2^{15}$)



Floating point multiply (F.P.P. option)

Syntax: [label] FMU[S] [•] _ m[, r2]

The floating point operand contained in the floating point processor accumulators FPA1, FPA2, FPA3, is multiplied by the floating point operand present in three consecutive memory locations, the first of which is indicated by the effective memory address. The result is placed either in FPA1, FPA2 and FPA3 or in three consecutive memory locations, pointed at by the effective memory address, depending on the state of the l/s indicator.

An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3.

Type Function

Τ4	(FPA1	FPA2	FPA3) x (m), $(m + 2)$, $(m + 4) \rightarrow FPA1$, $FPA2$, $FPA3$
T4S	(FPA1	FPA2	FPA3) x (m),{m+2},{m+4} → m, m+2, m+4
T5	(FPA1	FPA2	,FPA3) x (m + (r2)),(m + (r2) + 2),(m + (r2) + 4) →
				→ FPA1,FPA2,FPA3
T5\$	(FPA1	I,FPA2	,FPA3) x (m + (r2)),(m + (r2) + 2),(m + (r2) + 4) ·•
				→ m + (r2), m + {r2} + 2, m + (r2) + 4
T6	(FPA1	FPA2	,FPA3) x (((m)},((m + 2)),((m + 4)) → FPA1,FPA2,FPA3
T6S	(FPA)	I,FPA2	,FPA3) x (({(m)},((m + 2)),((m + 4)) → (m),(m + 2),(m + 4)
Т7	(FPA)	I,FPA2	,FPA3) x ({	$(m + (r2)),((m + (r2) + 2)),((m + (r2) + 4)) \rightarrow$
				-+ FPA1,FPA2,FPA3
T7S	(FPA)	I,FPA2	,FPA3} x {{	((m + (r2))),((m + (r2) + 2)),((m + (r2) + 4)) →
				-+ (m + (r2)), (m + (r2) + 2), (m + (r2) ÷ 4)
Tvne	MD	Us	Svotax	

Type	MU	1/3	Symax	
Т4	10	0	FMU	m
T4S	10	1	FMUS	m
T5	10	0	FMU	m, r2
T5S	10	1	FMUS	m, r2
T6	11	0	FMU*	m
T65	11	1	FMUS*	m
Т7	11	0	FMU*	m, r2
T7S	11	1	FMUS*	m. r2

Condition

register:

CR = 0 if result = 0 1 if result > 0

- 2 if result < 0
- z n result < u
- 3 abnormal condition:
 - unnormalized operand (operation aborted)
 - arithmetic overflow (result exponent > or = 2^{15})
 - arithmetic underflow (result exponent $< -2^{13}$)





Floating point divide/register (F.P.P. option)

FDVR	09574
FDVRS	FOSTM

Syntax: [label] FDVR[S] r2

The floating point operand contained in the floating point processor accumulators FPA1, FPA2, FPA2, is divided by the floating point operand present in three consecutive memory locations, the first of which is indicated by r2.

The quotient is placed either in FPA1, FPA2, FPA3 or in three consecutive memory locations, pointed at by r2, depending on the state of the I/s indicator.

An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3.

	Түре	Fund	tion									
	T3 T3S	(FPA (FPA	1, FPA2,F 1, FPA2,F	PA3 PA3) / ({r2}},) / ({r2}},	((r2) + ((r2) +	2),((2),(((r2) + (r2) +	4) → FP 4) → (r2	A1,FPA2 ?),(r2) + 2	2,FPA 2,(r2)	3 + 4
	Түре	1/s	Syntax									
	Т3 Т3S	0 1	FDVR FDVRS	r2 r2								
Condition												
register:	CR =	= 0 if 1 if 2 if 3 ab 	result = 0 result > 0 result < 0 normal cor unnormaliz arithmetic arithmetic Divisor = 0	iditio zed c over und	on: operand (flow (res erflow (re	operati ult exp sult ex	ion a boner cponi	bortex ht > c ent <	5) pr = 2 ¹⁵) -2 ¹⁵))		
	bit	0	1	4	5	8	9	10	11	14	15	

1

1 1 0

1

1

0 0 1

0 |

1

r2

1/s

Floating point division (F.P.P. option)

FDV

Syntax:	(label)	. FD	V [S] [•	.) m[,	r2]								
	The flo accum operan being p either locatio the sta An int abnorr	bating ulator id pres cointe in FPA ins poi ta of t errupt nal co	point o s FPA1 ient in t d at by A1,FPA inted at inted at is gene ndition	perand FPA2, three co the effe 2,FPA3 by the ndicator rated by occurs.	con FP/ nsec ectiv or effe CR	tained A3, is cutive re men in the ctive e Floa is set	d in th divid mem nory three meme ating l to 3.	ne flo ed by ory lo addre cons ory ac Point	ating p the flocation ss. Thusecutiv Idress, Proces	ooint oating as, the resu e mer depe sor w	proces g point e first (It is pl nory nding (then ar	sor t one aced on	
	Туре	Fund	tion										
	T4 T4S T5	(FPA (FPA (FPA	1,FPA 1,FPA 1,FPA	2,FPA3 2,FPA3 2,FPA3) / () / () / (m	m + m + (r2)),	2	m + 4 m + 4 (r2) +) →) → 2},(;	FPA1, m, m - m + (r;	FPA2 + 2, m 2) + 4	2,FPA3 1 + 4 1)
	T5S	(FPA	1,FPA	2,FPA3		m +	(r2)),	m+	{r2} +	2).(FPA1, m + (r	FPA2 2) + 4	2,FPA3 4)
	T6 T6S T7	(FPA (FPA (FPA	1,FPA2 1,FPA2 1,FPA2	2,FPA3 2,FPA3 2,FPA3)7()7()7((m)),((m)),((m +	→ (m + (m + (r2)))	m + { 2}),{{ 2)},{{ 2},{{	r2), m m + 4 m + 4 + (r2) -	+ (r2)) →)) -+ +2)),') + 2, FPA1, (m),(m {(m +)	m + (FPA2 n + 2) (r2) +	r2) + 4 2,FPA3 9 (m + 4) - 4)) +
	т75	(FPA	1,FPA2	2,FPA3)7((m + -•	(r2))) {m +	,{(m · {r2}},	+ (r2) + , (m +	+ 2)), (r2) +	FPA1, ((m +) · 2), (n	FPA2 (r2) + 1 + (r	2,FPA3 · 4)) → ·2) + 4)
	Type	MD	L/s	Synt	ax								
	T4 T4S T5 T5S T6 T6S T7 T7S	10 10 10 11 11 11 11	0 1 0 1 0 1 0	FDV FDV FDV FDV FDV FDV FDV	S S S S S	m m, ť m, ť m m, ť m, ť	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2						
Condition													
register:	CR -	0 if (1 if (2 if (3 ab - - - -	result – result > result < normal unnorm arithme arithme Divisor	0 0 conditionalized of etic over etic und - 0	on: oper flov erfle	and (w (res ow (re	opera ult ex esult e	tion a pone expor	aborted nt > o lent <	i) r = 2' −2''	*) }		
	bit	0	1	4	5		8	9	10	11		14	15
	ļ	1	10	0 1	1	1	1 0		٨D		۲2		l/s

ANK ANKL

Logical AND with constant

ANK	P851M
ANKL	P852M
	P856M
	P857M

Syntax: [label] ANK ur3, k - T8 [label] ANKL r1, lk - T2

Logical product

Bit in r3 or r1	Bit in k or lk	Logical product
0	0	0
1	0 1	1

- T8 The logical product of k and the contents of bits 8–15 of the register specified by r3 is placed in bits 8–15 of r3. Bits 0–7 of this register are set to 0.
- T2 The logical product of Ik and the contents of the register specified by r1 is placed in r1.

Туре	Function		Syntax	
тв	(r3) ₈₋₁₅ ∧ k → r3 ₈₋₁₅	0 → r3 ₀₋₇	ANK	r3, k
T2	(r1) ∧lk → r1		ANKL	r1, lk

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0



Remark:

* If T8, r3 must be # 0. If T2, r1 must be # 0.

* Restricted to system mode if r1 = A15.

4

Logical AND register/register



P851M P852M P856M P857M

Syntax: [label]_ ANR [+]_ r1, r2 [label]_ ANRS_ r1, r2

Logical product

Bit in r1	Bit in 2nd operand	Logical product
0	0	0
0	1	0
1	0	0
1	1	1

The logical product of the contents of the register r1 and the contents of the register specified by r2 (direct addressing) or the contents of the memory address indicated in the register specified by r2 (indirect addressing) is stored in:

 (Indirect addressing): either in register specified by rin (is = 0) or in the memory address indicated in the register specified by r2 (1/s = 1). 	n

Τγρε	Function	MD	1/s	Syntax	
TI	(r1) ∧ (r2) → r1	00	0	ANR r	1, r2
⊤3	(r1) ∧ ((r2)) → r1	01	0	ANR* r	1, r2
Т3	(r1) ∧ ((r2)) → {r2}	01	1	ANRS r	1, r2

Condition

register:

1 if result > 0

CR = 0 if result = 0

2 if result < 0

bit	0	1			4	5		8	9	10	11		14	15
	1	0	1	0	0		r1		N	۱D		r2		l/s

Remark:

* If T1, then r1 must be \neq 0. If T3, and I/s \neq 0 then r1 must be \neq 0.

* Restricted to system mode if r1 = A15.

Logical AND



P851M P852M P856M P857M

Syntax: [label] AN[S] [+] r1, m[, r2]

Logical product

Bit in r1	Bit in 2nd operand	Logical product
0	0	0
0	1	0
1	0	0
1	1	1

The logical product of the contents of the effective memory address and the contents of the register specified by r1, is placed in this register, when the I/s indicator 0, or in the effective memory address, when I/s is 1.

Туре	Function	MD	1/s	Syntax	r
Τ4	(r1)∧(m) → r1	10	0	AN	r1, m
Τ4	(r1)∧(m) -+m	10	1	ANS	r1, m
T5	{r1} ∧(m + (r2)) → r1	10	0	AN	r1, m, r2
T5	$(r1) \land (m + (r2)) \rightarrow m + (r2)$	10	1	ANS	r1, m, r2
T6	(r1) ∧ ({m}) + r1	11	0	AN*	r1, m
Т6	(r1) ∧ ((m)) → (m)	11	1	ANS*	r1, m
T 7	(r1) ∧((m + (r2))) → r1	11	0	AN*	r1, m, r2
T 7	$(r1) \land ((m + (r2))) \rightarrow (m + (r2))$	11	1	ANS*	r1, m, r2

Condition

register:

- CR = 0 if logical product = 0 1 if logical product > 0
 - 2 if logical product < 0

bit	0	1			4	5		8	9	10	11		14	15
	1	0	1	0	0		r1		N	1D		r2		l/s

Remark:

* If 1/s = 0 then r1 must be $\neq 0$.

Restricted to system mode if r1 = A15.

ORK ORKL

Lopical OR with constant

ORK	P851M
ORKL	P852M
	P856M
	P857M

Syntax:	[label]∟ORK ∟r3, k	— T8
	[label] 🗆 ORKL 🗆 r1. lk	- T2

Logical

union:

Bit in r3 or r1	Bit in k or lk	Logical union
0	0	0
0	1	1
1	0	1
1	1	1

- A logical OR is performed on the contents of bits 8-15 of the т8 register specified by r3 and the value of the constant k. The result is placed in bits 8-15 of the register specified by r3. Bits 0-7 of this register are set to zero.
- Τ2 A logical OR is performed on the contents of the register specified by r1 and the value of the constant lk. The result of this operation is placed in the register specified by r1.

Түре	Function			Syntax
Т8	$(r3)_{a-1s} \vee k \Rightarrow r3_{a-1s}$	r30-7	unchanged	ORK r3, k
T2	(r1) ∨ lk → r1			ORKL r1, lk

Condition

register:

CR = 0 if result = 0 1 if result > 02 if result < 0



Remark:

• If 1/s = 0 then r1 must be $\neq 0$.

* Restricted to system mode if r1 = A15.


Logical OR register/register



P851M P852M P856M P857M

Syntax: [label] ORR [+] r1, r2 [label] ORRS r1, r2

Logical

union:

Bit in r1	Bit in 2nd operand	Logical union
0	0	0
0	1	1
1	0	1
1	1	1

The logical OR of the contents of the 16-bit register specified by r1 and the contents of the 16-bit register specified by r2 (direct addressing) or the contents of the memory address indicated by the register specified by r2 (indirect instruction) is placed:

- (direct addressing) : in the register specified by r1

(indirect addressing):	either in the register specified by r1 (1/s = 0) or in
	the memory address indicated in the register
	specified by r2 (I/s = 1).

Түре	Function	MD	1/s	Syntax	
T 1	(r1) ∨ (r2) → r1	00	0	ORR	r1, r2
т3	(r1) ∨ ((r2)) → _r1	01	0	ORR.	r1, r2
тз	(r1) ∨ ((r2)) → (r2)	01	1	ORRS	r1, r2

Condition

register:

CR = 0 if result = 1 if result > 0 2 if result < 0

bit	0	1			4	5		8	9	10	11		14	15
	1	O	1	0	1		r1		N	1D		r2		1/s

Remark:

• If 1/s = 0 then r1 must be $\neq 0$.



Logical OR



P851M
P852M
P856M
P857M

Syntax: [label] OR[S] [+] r1, m[, r2]

Logical union:

Bit in r1	Bit in 2nd operand	Logical union
0	0	0
0	1	1
1	0	1
1	1	1

The logical OR of the contents of the effective memory address and the contents of the register specified by r1 is placed either in the r1 register, when 1/s bit = 0, or in the effective memory address, when 1/s bit = 1.

Түре	Function	MD	1/s	Syntax
T 4	$(r1) \lor (m) \rightarrow r1$	10	0	OR r1,m
Т4	(r1)∨(m) → m	10	1	ORS r1, m
T5	(r1) ∨ (m =+ (r2)) → r1	10	0	OR r1, m, r2
T5	$(r1) \lor (m + (r2)) \rightarrow m + (r2)$	10	1	ORS r1, m, r2
Т6	$(r1) \lor ((m)) \rightarrow r1$	11	0	OR* r1, m
T6	(r1) ∨ ((m)) → (m)	11	1	ORS* r1, m
Т7	(r1) ∨ ((m + (r2))) → r1	11	0	OR* r1, m, r2
Т7	$(r1) \lor ((m + (r2))) \to (m + (r2))$	11	1	ORS* r1, m, r2

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0

bit	0	1			4	5		8	9	10	11		14	15
	1	0	1	0	1		r١		N	D		r2		l/s

Remark:

* r1 must be \neq 0.



Exclusive OR with constant



P851M
P852M
P856M
P857M

Syntax:	[label] XRK r3, k	- T8
	[label] 🗆 XRKL 🗆 r1, lk	- T2

Exclusive

OR:

Bit in r3 or r1	Bitin k or łk	Exclusive OR
0	0	0
0	1	1
1	0	1
1	1	0

T8 The exclusive OR on the contents of bits 8–15 of the register specified by r3 and the value of k is placed in the register specified by r3.

Bits 0–7 of this register remain unchanged.

T2 The exclusive OR on the contents of the register specified by r1 and lk is placed in the register specified by r1.

Type	Function			Syntax	ĸ
т8	(r3) ₈₋₁₅ ∀ k → r3 ₈₋₁₅	r3 ₀₋₁	unchanged	XRK	r3, k
T2	{r1} ∀lk → r1			XRK	r1, lk

Condition

register:

 $CR = 0 \quad \text{if result} = 0 \\ 1 \quad \text{if result} > 0 \\ 2 \quad \text{if result} < 0$





Remark:

* r1 and r3 must be \neq 0.



Exclusive OR



P851M
P852M
P856M
P857M

Syntax:

[label]_XR(S] [*]_r1, m[, r2]

Exclusive OR:

Bit in r1	Bit in 2nd operand	Exclusive OR
0	D	0
0	1	1
1	0	1
1	1	0

The exclusive OR of the contents of the effective memory address and the contents of the register specified by r1 is placed either in the register specified by r1, when the l/s bit = 0 or in the effective memory address, when l/s = 1.

Туре	Function	MD	1/s	Syntax
Т4	(r1) ∀(m) + r1	10	0	XR r1,m
Τ4	(r1) √(m) → m	10	1	XRS r1,m
T5	{r1} (m + (r2)) → r1	10	0	XR r1, m, r2
T5	(r1) → (m + (r2)) → m + (r2)	10	1	XRS r1, m, r2
T6	(r1) ∀ ((m)) → r1	11	0	XR* r1, m
Т6	(r1) ♀((m)) →(m)	11	1	XRS* r1, m
T7	(r1) ∀ ((m + (r2))) → r1	11	0	XR* r1, m, r2
T 7	{r1} ∀({m + (r2))) → (m + (r2))	11	1	XRS* r1, m, r2

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0

bit	0	1			4	5		8	9	10	11		14	15
	1	0	1	1	0		r1		N	Ð		r2		l/s

Remark:

* r1 must be ≠ 0,



Exclusive OR register/register

XRR XRRS

P851M P852M P856M P857M

Syntax: {label}...XRR [•]...r1, r2 [label]...XRRS...r1, r2

Exclusive

0	R	:	
v	.,	•	

Bit in r1	Bit in 2nd operand	Exclusive OR
0	0	0
1	0	1
1	1	0

The exclusive OR of the contents of the 16-bit register specified by r1 and the contents of the 16-bit register specified by r2 (direct addressing) or the contents of the memory address indicated in the register specified by r2 (indirect addressing) are placed as follows:

- (direct addressing) : in the register specified by r1
- (indirect addressing): either in the register specified by r1 (I/s = 0) or in the memory address indicated by the register specified by r2 (I/s = 1).

Түре	Function	MD	1/s	Syntax
T1	(r1) ∀ (r2) → r1	00	0	XRR r1, r2
Т3	(r1) ∀ ((r2)) → r1	01	0	XRR* r1, r2
Т3	(r1) ∀ ((r2)) → (r2)	01	1	XRRS r1, r2

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0.

bit	0	1			4	5		8	9	10	11		14	15
	1	0	1	1	0		r1		N	1D		r2		l/s

Remark:

r1 must be ≠ 0.

Test mask



Syntax: [label] TM _ r1, r2

The logical product (AND) of the contents of the register specified by r1 and the contents of the register specified by r2 is compared to zero. The result of the comparison is stored in the condition register. The contents of the register specified by r1 and r2 remain unchanged.

Түре	Function
Τ1	[(r1) ∧ (r2)] ↔ 0 → CR

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0

bit	0	1			4	5		8	9	10	11		14	15
	1	0	1	0	0		r1		0	0		r2		1

Remark:

* r1 must be ≠ 0.

Test not mask

Syntax: {label} , TNM ... r1, r2

The exclusive OR of the contents of the register specified by r1 and the contents of the register specified by r2 is compared with zero. The result of the comparison is stored in the condition register.

The initial contents of the register specified by r1 and the register specified by r2 remain unchanged.

Type Function T1 $[\{r1\} \neq \{r2\}] \leftrightarrow 0 \rightarrow CR$

Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0



Remark:

r1 must be ≠ 0.

Test and Set Bit



P853	
P854 P858	
P859	

Syntax [label] TSB[*] m[.r2]

This instruction tests a bit in a bitstring, sets the condition register to the value of that bit, and sets the bit to 1.

The address of the first character of the bitstring is the instruction operand, found as follows:

Туре	address
Τ4	m
T5	m + (r2)
T6	(m)
T7	(m + (r2))

The bit position in the string must be specified in register A2; in addressing the operand it is used as shown below:



The bit displacement $\text{A2}_{0\text{--}15}$ is split up in the character displacement D and the bit number B.

The function of the instruction is:

Туре	Function	Mode	Syntax	
Τ4	(m + D) _B → CR 1 → (m + D)p	10	TSB	m
Т5	$(m + (r2) + D)_B \rightarrow CR$ $1 \rightarrow (m + (r2) + D)_D$	10	TSB	m,r2
т6	$((m) + D)_B \rightarrow CR$ 1 $\rightarrow ((m) + D)_B$	11	TSB.	m
T 7	((m + (r2)) + D) _B → CR 1 → ((m + (r2)) + D) _B	11	TSB•	m,r2

Condition

register CR = 0 if tested bit was 0 CR = 1 if tested bit was 1

CH = 1 if testod bit was 1	
----------------------------	--

bit	0	1			45			8	9 10	11	14	15
	1	1	0	0	0 0	0	0	0	mode	٢2		1





Syntax: [label] TSBR r2

This instruction tests a bit in a bitstring, sets the condition register to the value of that bit, and sets the bit to 1.

The address of the first character of the string is contained in the register specified by r2.

The bit position in the string must be specified in register A2; in addressing the operand it is used as shown below:



The bit displacement A2_{0-15} is split up in the character displacement D and the bit number B

The function of the instruction is:

Туре	Function
ТЗ	((r2) + D) _B → CR
	$1 \rightarrow ((r2) + D)_{B}$

Condition

register:

CR = 0 if the tested bit was 0 CR = 1 if the tested bit was 1

bit	0	1			45			8	9	10	11	14	15
	1	1	0	0	0 0	0	0	0	0	1	٢2		1

P853
P854
P858
P859

Syntax [label] TRB[1] m[.r2]

This instruction tests a bit in a bitstring, sets the condition register to the value of that bit, and resets the bit to 0. The address of the first character of the bitstring is the instruction operand, found as follows:

Туре	Address
T4	m
15	m + (r2)
T6	(m)
T7	(m + (r2))

The bit position in the string must be specified in register A2; in addressing the operand it is used as shown below.

	0	12	13	15
A2	D		В	

The bit displacement A2_{0-15} is split up in the character displacement D and the bit number B.

The function of the instruction is:

Туре	Function	Mode	Syntax	
T4	(m + D) _B → CR	10	1 RB	m
т5	$0 - (m + D)_B$ (m + (r2) + D) B - CR	10	TRB	m,r2
16	$\begin{array}{l} 0 \rightarrow (m + (r2) + D)_{B} \\ ((m) + D)_{B} \rightarrow CR \\ 0 \rightarrow ((m) + D)_{B} \end{array}$	11	TRB	m
Τ7	$\begin{array}{l} ((m + (r2)) + D)_{B} \rightarrow CB \\ 0 \rightarrow ((m + (r2)) + D)_{B} \end{array}$	11	TRB	m,r2

Condition register

CR	Ξ	0	ıt	tested	51	was	0

CR = 1 if tested bit was 1

bit	0	1			4	5			8	9 10	11	14	15
	1	1	0	0	1	0	0	0	0	mode	٢2		1







Syntax. [label] TRBR r2

This instruction tests a bit in a bitstring, sets the condition register to the value of that bit, and resets the bit to 0.

The address of the first character of the string is contained in the register specified by r2

The bit position in the string must be specified in register A2; in addressing the operand it is used as shown below:



The bit displacement A2_{0-15} is split up in the character displacement D and the bit number B.

The function of the instruction is:

Type	Function
тз	((r2) + D) _B - CR
	0 → ((r2) + D) _B

Condition

register:

CR = 0 if the tested bit was 0 CR = 1 if the tested bit was 1

bit	0	1			4	5			8	9	10	11	14	15
	1	1	0	0	1	0	0	0	0	٥	1	r2		1



Syntax. [iabel] TB[*] m[.r2]

This instruction tests a bit in a bitstring, and sets the condition register to the value of that bit

The address of the first character of the bitstring is the instruction operand, found as follows.

Туре	Addiess
T4	m
T5	m + (r2)
T6	(m)
T7	(m + (r2))

The bit position in the string must be specified in register A2; in addressing the operand it is used as shown below:

	0 12	13	15
A2	D	В	

The bit displacement $\text{A2}_{0\text{-}15}$ is split in the character displacement D and the bit number 8

The function of the instruction is:

Туре	Function	Mode	Synta	nx -
T4	(m + D) _B → CR	10	тв	m
T5	(m + (r2) + D) _B → CR	10	TB	m.r2
Т6	((m) + D) _B - CR	11	тв.	m
T7	((m + (r2)) + D) _B → CR	11	тв.	m.r2

Condition

register

ĊЯ	=	Q	if	tes	stee	1	DİI	was	D
00			÷ 4						

CR = 1 if tested bit was 1

bit	0	1			45			8	9 10	11	14	15
	1	1	0	1	0 0	0	0	0	mode	r2		1

Test Bit / Register



Syntax: [label] TBR r2

This instruction tests a bit in a bitstring, sets the condition register to the value of that bit.

The address of the first character of the string is contained in the register specified by r2

The bit position in the string must be specified in register A2; in addressing the operand it is used as shown below:

	0	12	13	15
A2	D	Τ	8	

The bit displacement $A2_{0\mbox{-}15}$ is split up in the character displacement D and the bit number B

The function of the instruction is:

Туре	Function
тз	$((r2) + D)_B \rightarrow CR$

Condition

register:

CR = 0 if the tested bit was 0 CR = 1 if the tested bit was 1

bit	0	1			4	5			8	9	10	11	14	15
	1	1	0	1	0	0	0	0	0	0	1	r	2	1

5

Character Handling Instructions

ECR

Exchange characters register/register

ECR

P851M
P852M
P856M
P857M

Syntax: [label] _ ECR _ r1, r2

The left and right-hand characters contained in the register specified by r^2 are exchanged and then placed in the register specified by r^1 . The old contents of the register specified by r^2 are not changed.

Type	Function
T1	$(r2)_{1} \rightarrow r1_{r}$ and $(r2)_{r} \rightarrow r1_{1}$

Condition register:

Unchanged



Remark:

" r1 must be ≠ 0.

Load character with constant



P851M P852M P856M P857M

LCK ب LCK LCK د r1, lk

The left-hand character (bits 0-7) of the constant lk is copied to bits 8-15 (right-hand character) of the register specified by r1. Bits 0-7 of r1 remain unchanged.

Туре	Function
Τ2	lk _l → r1 _r

Condition

register:

Unchanged

bit	0	1			4	5		8	9	10	11			14	15
	1	1	1	0	0		r1		0	1	0	0	0	0	0
						_									
-															

Remark:

• r1 must be ≠ 0.

Load character/register



P851M P852M P856M P857M

Syntax: [label]_ LCR _ r1, r2

The right-hand (odd address) 8-bit contents or the left-hand (even address) 8-bit contents of the effective memory addresses, specified in r2, substitute the least significant 8 bits of the register specified by r1. Bits 0-7 of r1 remain unchanged.

Type Function T3 $((r2))_{1/r} \rightarrow r1_r$

Condition

register: Unchanged

bit 0 1 4 5 8 9 10 11 14 15 1 0 0 r 1 0 1 r2 0 1 1

Remark:

* r1 must be \neq 0.

Load character

LC



Syntax: [label] _ LC[+] _ r1, m[, r2]

This instruction allows to transfer the right-hand character of the contents of the effective memory address (odd address) or the left-hand character (even address) to bits 8-15 of the register specified by r1. Bits 0-7 of r1 remain unchanged,

Түре	Function		MD	Syntax		
T 4	(m) _{1/r}	→ r1,	10	LC	r1, m	
T5	(m ^{"+} +(r2)) _{Ur}	→ r1,	10	LC	r1, m, r2	
Τ6	((m)) _{Ur}	⇒ r1,	11	LC*	r1, m	
Т7	((m ^{'''} + (r2))) _{/r}	→ r1'r	11	LC.	r1, m, r2	

Condition

register: Unch

Unchanged

bit	0	1		_	4	5		8	9	10	11		14	15
	1	1	1	0	0		r 1		N	D		r2		0

Remark:

* r1 must be \neq 0.

Store character/register



scR _ r1, r2 _ SCR _ r1, r2

The least significant bits of the register specified by r1 replace the righthand (odd address) or the left-hand (even address) 8 bit contents of the effective memory address indicated by r2.

Туре	Function
тз	$(r1)_r \rightarrow (r2)_{r/l}$

Condition

register: Unchanged

bit 0 1 5 9 10 11 14 15 4 8 1 0 1 0 0 1 1 r1 r2 1

Remark:

* r1 must be ≠ 0.

Store character



Syntax: [label], , SC[*], r1, m[, r2]

The least significant 8 bits of the register specified by r1, when address is odd, replace the right-hand 8 bits of the contents of the effective memory address or the left-hand 8 bits, when the address is even. The unaffected half of the address remains unchanged.

Туре	Function	MD	Synta	ax
Т4	(r1) _r → m,r/1	10	SC	r1, m
T5	(r1) _r → m + (r2) l/r	10	SC	r1, m, r2
T6	(r1) _r + (m) r/1	11	SC*	r1, m
T7	(r1) _r - (m + (r2)) l/r	11	SC*	r1, m, r2

Condition

register: Unc

Unchanged

bit	0	1			4	5		8	9	10	11		14	15
	1	1	1	0	0		r1		N	ID		r2		1

Remark:

* r1 must be ≠ 0.



Syntax: [label] _ CCK _ r1, lk

Bits 8–15 (the right-hand character) of the register specified by r1 are compared with bits 0–7 (the left-hand character) of the constant lk. The most significant bit of a character is not a sign bit. The result of the comparison is stored in the condition register.

TypeFunctionT2
$$(r1)_r \leftrightarrow lk_l \Rightarrow CR$$

Condition

register:

 $\begin{array}{rcl} \mathsf{CR} &= & \mathsf{0} & \mathsf{if} \; \{\mathsf{r1}\}_{\mathsf{r}} = & \mathsf{Ik}_{\mathsf{l}} \\ & & \mathsf{1} & \mathsf{if} \; \{\mathsf{r1}\}_{\mathsf{r}} > & \mathsf{Ik}_{\mathsf{l}} \\ & & \mathsf{2} & \mathsf{if} \; \{\mathsf{r1}\}_{\mathsf{r}} < & \mathsf{Ik}_{\mathsf{l}} \end{array}$

bit	0	1			4	5		8	9	10	11			14	15
	1	1	1	0	1		r1		0	1	0	0	0	0	1

Remark:

• r1 must be ≠ 0.

Compare character/register



P851M P852M P856M P857M

Syntax: [label] ن CCR ن r1, r2

The 8 least significant bits of the register specified by r1 are compared with the right-hand (if odd address) or left-hand (if even address) 8 bits of the contents of the effective memory address indicated in r2. The result of the comparison is stored in the condition register. The most significant bit of a character is considered not to be a sign bit.

$$T_{VPe}$$
FunctionT3 $(r1)_r \leftrightarrow ((r2))_{1/r} \leftrightarrow CR$

Condition

register:

 $\begin{array}{rcl} \mathsf{CR} & \textbf{ & 0 & if } (r1)_r = ((r2))_{|/r} \\ & 1 & if (r1)_r > ((r2))_{|/r} \\ & 2 & if (r1)_r < ((r2))_{|/r} \end{array}$

bit	0	1			4	5		8	9	10	11		14	15
	1	1	1	0	1		r 1		0	1		r2		1

Remark:

* r1 must be \neq 0.

Compare characters





Syntax: [label] CC [*] r1, m[, r2]

The 8 least significant bits of the register specified by r1 are compared with the right-hand character of the contents of the effective memory address (odd address) or with the left-hand character of the contents of the effective memory address (even address).

The result of the operation is stored in the condition register. The most significant bit of a character is considered not to be a sign bit.

Түре	Function	MD	Syntax
Т4	$(r1)_r \leftrightarrow (m)_{l/r} \rightarrow CR$	10	CC r1, m
T5	$(r1)_{r} \leftrightarrow (m + (r2))_{r} \rightarrow CR$	10	CC r1, m, r2
Т6	$(r1)_r \leftrightarrow ((m))_{l/r} \rightarrow CR$	11	CC* r1, m
T7	$(r1)_r \leftrightarrow ((m + (r2)))_{l/r} \rightarrow CR$	11	CC* r1, m, r2

Condition

register:

 $CR = 0 \text{ if } (r1)_r = (2nd operand)|_r$ $1 \text{ if } (r1)_r > (2nd operand)|_r$ $2 \text{ if } (r1)_r < (2nd operand)|_r$



Remark:

r1 must be ≠ 0.

The branch instructions AB, ABL, ABR, ABI, RB and RF branch to an address or the contents of an address or register when a certain condition is fulfilled. If that condition does not arise the program determines the next instruction to be executed. The condition is given by a number from 1 through 7 or by one or two letters. The following table gives a survey:

Cond. reg.	(cnd)									
contents	GENERAL	ARITHM.	COMPARE	<u>, 1/0</u>						
0 1	(0) (1)	(Z) Zero · (P) Pos.	(E) Equal (G) Greater	(A) Accepted (R) Refused						
3	(3)	(N) Neg. (O) Overfl.		U) Unknown						
		<u>NOT – C</u>	ondition							
≠0 ≠1 ≠2	(4) (5) (6)	(NZ) Not Zero (NP) Not Pos. (NN) Not Neg.	(NE) Not Equal (NG) Not Greater (NL) Not Less	(NA) Not Accepted [NR) Not Refused -						
n.s.	(7)		Unconditional							

Condition Notation

Note:

The instruction counter P always points to the next instruction to be executed. Wherever in the description the notation (P) + 2 (or 4) appears, the hardware function is meant. When the following program must be assembled calculate the displacement in locations as follows:

```
BEGIN
                    ٠
             EQU
             HLT
             LDK
                    A1,/000A
            SUK
                    A1.2
             RF(Z)
                    •+4
             RB
                    ·-4
             ABL
                    •-B
             END
                    START
where ++4 refers to ABL
      1-4 refers to SUK
      +-8 refers to LDK
```

When the same program is to be put in memory with the toggle switches the value for $RF{2} +4$ is 5002 and not 5004 as the P register is already pointing to the next instruction.

The value for RB \bullet -4 must be 5F06 and not 5F04, as the P-register is already pointing to the next instruction.

The address in the ABL instruction must be the relative address pointing to LDK.

6

The values put in memory for the program listed above must be:

207F	START	HLT	
010A		LDK	A1,/000A
1902		SUK	A1,2
5002		RF(2)	•+4
5F06		RB	•_4
8F20		ABL	•-8
0002			
		END	START

AB		
ABL		

Absolute conditional branch





Syntax:	[label] 🗆 AB	_[(cnd)]	k	— TB
	[label] _ ABL	[(cnd)]	lk	- T2

This instruction means that the next instruction to be executed is found either at the address specified by the constant (k indicating one of the first 256 addresses of the memory, lk being specified in the word following the instruction) or in normal sequence, depending on the (cnd) and the contents of the condition register.

If (cnd) is equal to (7) the next instruction is at the effective memory address. Note that if (cnd) is omitted, the default value is (7). The least significant bit in either constant, is always zero (word addressing). See also table and note on page 6.0.1.

Effective	Type	Function
branch:	Т8	k → P
	T2	lk → P
No branch:	Туре	Function
	Т8	(P) + 2 → P
	T2	(P) + 4 → P

Condition

register: U

Unchanged

bit	0	1			4	5	7	8						14	15
т8	0	0	0	0	1	10	ND				k				0
		•				•			-				_		
	' _								_						
bit	0	1			4	5	7	8	9	10	11			14	15
T2	1	0	0	0	1	Ct	٧D		0	1	0	0	0	0	0

ABR

Absolute conditional branch to register

ABR

P851M
P852M
P856M
P857M

Syntax:	[label] ABR [(cnd)][•]_r	2
---------	--------------------------	---

This instruction indicates that the address of next instruction to be executed is found either in the register specified by r2 or at the memory address indicated by the register or in normal sequence depending on (cnd) and the contents of the condition register. If (cnd) = (7), the next instruction is at the effective memory address (unconditional branch). If (cnd) is omitted, the default value is (7). See also table and note on page 6.0.1.

Effective	Type	Function	MD	1/s	Syntax	
branch:	Т1 Т3	{ r2) → P ((r2)} → P	00 01	n.s. 0	ABR(cnd) ABR(cnd) *	r2 r2
No branch:	Type	Function	MD	1/s		
	T1 T3	(P) + 2 → P (P) + 2 → P	00 01	n.s. 0		

Condition

register:

Unchanged

bit	0	1			4	5	7	8	9	10	11		14	15
	1	0	0	0	1	CND)	<i>\//</i>		MD		r2		0

Absolute branch indirect



Syntax: [labe1]_AB1[(cnd)][+]_m[, r2]

The address of the next instruction to be executed is found either at the effective memory address or in the next instruction, depending on (cnd) and the contents of the condition register. If (cnd) = (7) (see below) the instruction branched to is always at the effective memory address (unconditional branch). In all other cases the program must first fulfil a condition before the branch takes place. If (cnd) is omitted, the default value is (7). See also table and note on page 6.0.1.

Effective	Type	Function	MD	Syntax	
branch:	Т4	(m) → P	10	ABI(cnd)	m
	T5	(m + (r2)) → P	10	ABI (cnd)	m, r2
	T6	((m)) → P	11	ABI(cnd)*	m
	Τ7	((m + (r2))) → P	11	ABI(cnd)*	m, r2
No branch:	Type	Function	MD		
	Τ4	(P) + 4 → P	10		
	T5	(P) + 4 → P	10		
	Τ6	(P) + 4 → P	11		
	Т7	(P) + 4 → P	11		

Condition

register: Unchanged

bit 0 1 4 5 78 9 10 11 14 15 1 0 0 0 1 CND MD r2 0

P851M P852M P856M P857M

Syntax: [label] RF [(cnd)] m

This instruction indicates that the next instruction to be executed is found either at the effective memory address or in normal sequence, depending on (cnd) and the contents of the condition register. If (cnd) = $\{7\}$ the next instruction can be found at the effective memory address (unconditional relative branch).

If (cnd) is omitted, the default value of (7) is assumed.

The assembler calculates from the effective memory address, a displacement D relative (forwards) to the current value of the instruction counter (P). This value is stored in bits 8-15 of the instruction as a positive number. Thus its maximum is 255. In programming terms, this means that this instruction can only be used to branch by ≤ 128 words.

See also table and note on page 6.0.1.

TypeFunctionT8 $(P) + 2 + D \rightarrow P$ (branch effective)T8 $(P) + 2 \rightarrow P$ (no branch)Example:RF(Z)ENDRF(3)*+12

Condition register:

r: Unchanged



P851M P852M P856M P857M

Syntax: [label] RB[(cnd)] m

This instruction means that the next instruction to be executed is found either at the effective memory address or in normal sequence, depending on (cnd) and the contents of the condition register. If (cnd) = (7) the next instruction to be executed is found at the effective memory address. If (cnd) is omitted, the defaut value of (7) is assumed.

The assembler calculates from the effective memory address, a displacement D relative (backwards) to the current value of the instruction counter (P). This value is stored in bits 8–15 of the instruction as a positive number. Thus its maximum is 255. In programming terms, this means that this instruction can only be used to branch backwards by \leq 128 words.

It should be noted that RB (cnd) " is equivalent to branch to itself and causes a continuous loop.

See also table and note on page 6.0.1.

TypeFunctionT8 $(P) + 2 - D \rightarrow P$ (branch effective)T8 $(P) + 2 \rightarrow P$ (no branch)

Example: RB(4) LABEL RB(NE) •-2

Condition

register: Unchanged



Call function



Syntax: {label}... CF ... r1, lk

This instruction provides a link to a subroutine by storing successively the contents of the P-register and the program status word (PSW) in a memory stack. The PSW contains, amongst other things, the priority level and condition register. The stack pointer is held in the register specified by r1 and is automatically updated. Then a branch is made to the address specified by Ik.

The subroutine must be terminated by an RTN instruction to branch back to the main program.

Түре	Functi	סח
Τ2	(P) (PSW) Ik	$ \rightarrow (r1), (r1) = 2 \rightarrow r1 \rightarrow (r1), (r1) = 2 \rightarrow r1 \rightarrow P $

Condition Unchanged. Its contents shows the result of a previous operation and is register: stored in the memory stack for use on return from the subroutine.

bit	0	1			4	5		8	9	10	11			14	15
	1	1	1	1	0		r 1		0	1	0	0	0	0	1

Remark:

An interrupt 'stack overflow' is generated when r1 = A15 and the word address reached by the pointer = </100, Bit 13 is set in PSW.

- r1 must be ≠ 0.
- Restricted to system mode if r1 ~ A15.
- The system stack and user stack are both built towards the lower addresses.

P is stored first and next PSW.

Call function register



Syntax: [label] CFR[+] r1, r2

This instruction provides a link to a subroutine by storing successively the contents of the P-register, which points to the next instruction of the main program, and the contents of the program status word (PSW) in a memory stack. The PSW contains, amongst other things the priority level and the condition register. The stack pointer held in the register specified by r1 is automatically updated by decreasing the stack pointer by 2, as the stack pointer is filled from the higher address towards the lower address. Next a branch is made to the effective memory address specified by the contents of a register specified by r2.

The subroutine must be terminated by an RTN instruction to branch back to the main program.

Түре	Function	MD	Syntax
т1, т 3	$\begin{array}{llllllllllllllllllllllllllllllllllll$		

then:

T1	(r2) · P	00	CFR	r1, r2
тз	$((r_2)) \rightarrow P$	01	CFR ⁴	r1, r2

Condition Unchanged. Its contents shows the result of a previous operation and is register: stored in the memory stack for use on return from the subroutine.



Remark:

- An interrupt 'stack overflow' is generated when r1-A15 and the word address reached by the pointer -</100. Bit 13 in the PSW is set to 1.
- r1 must be ≠ 0.
- Restricted to system mode if r1 = A15.

Call function indirect





Syntax: [label] CFI[*] r1, m[, r2]

The instruction provides a link to a subroutine by storing successively the contents of the P-register, which points to the next instruction of the main program, and the contents of the program status word (PSW) in a memory stack. The PSW contains, amongst other things, the priority level and condition register. The stack pointer held in the register specified by r1 is automatically updated by decreasing the stack pointer by 2, as the stack pointer is filled from the higher address towards the lower address. Next a branch is made to the contents of the effective memory address, i.e. the subroutine which has to be executed.

The subroutine must be terminated by an RTN instruction to branch back to the main program.

Type	Function	MD Syntax
T4, T5 T6, T7	$\begin{array}{ll} (P) & \rightarrow (r1) & (r1) - 2 \rightarrow r1 \\ (PSW) \rightarrow (r1) & (r1) - 2 \rightarrow r1 \end{array}$	n.a. n.a.
then:		
T4 T5 T6 T7	$ \begin{array}{ccc} (m) & & & P \\ (m + \{r2\}) & \rightarrow P \\ (\{m\}\} & & \rightarrow P \\ \{\{m + \{r2\}\}\} & \rightarrow P \end{array} $	10 CFI r1,m 10 CFI r1,m,r2 11 CFI⁺ r1,m 11 CFI⁺ r1,m,r2

Condition Unchanged. Its contents shows the result of a previous operation and is register: stored in the memory stack for use on return from subprogram.



Remark:

- An interrupt 'stack overflow' is generated when r1= A15 and the word address reached by the pointer = </100. Bit 13 of the PSW is set to 1.
- * r1 must be \neq 0,
- Restricted to system mode if r1 = A15.





r2 ت RTN RTN r2

This instruction allows the return from a subroutine to the main program. It must be the last instruction of such a routine. The instruction reloads the P-register and CR-register which have previously been loaded into a memory stack by a Call Function instruction.

Туре	Function	
тз	(r2)+2	→ r2
	((r2))	→ PLR
	((r2)) ₆₋₇	→ CR
	(r2)+2	-+ r2
	({r2})	→ P

Condition register:

1

Reloaded from stack, bits 6 and 7 of the PSW \rightarrow CR.



Remark: r2 must be ≠ 0.



Syntax: [label]._ RTN __ A15

This instruction allows the return from an interrupt routine, a trap routine or subroutine. It must therefore be the last instruction of that routine. The instruction reloads the PSW and P-register which have previously been loaded into a memory stack by a Call Function instruction. The stackpointer A15 is automatically updated.

On the P852M bit 9 of the PSW (ENB) is always set to 1. On the other computers bit 9 must be set, if required.

Note: By forcing bit 15 of the PSW to 1, the user may switch the machine from system mode to user mode (P851M, P856M and P857M).

Type	Function (P852M)		Function (othe	r)
тз	(A15) + 2 ((A15)) 0–5 ((A15)) 6,7 bit 9 is set to 1 SU bit does not exist	- A15 -• PLR -→ CR -→ ENB	(A 15) + 2 ((A 15)} 0-5 ((A 15)) 6,7 ((A 15)) 9 {(A 15)) 15	→ A15 → PLR → CR → ENB → SU
	(A15) + 2	• A15	(A15)+ 2	→ A15
	((A 15))	-• P	((A15))	→ P

bit	0	1			4	5			8	9	10	11			14	15
	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	0

Remark: $r2 \text{ must be } \neq 0$.

1.94
Execute register



Syntax: [label] _ EXR[•] _ r2

This instruction executes the instruction in r2 (T1) or pointed to by the contents of r2 (T3). r2 may not contain a double word instruction, a CF instruction, RTN instruction or another EXR, EX or EXK instruction.

Туре	Function	MD	Syntax	
T1	(r2) is executed	00	EXR	r2
т3	((r2)) is executed	01	EXR*	٢2

Condition CR is set by the instruction in {r2}, register:

bit	0	1			4	5			8	9	10	11		14	15
	1	1	1	1	0	0	0	Û	0	N	D		r2		1

Execute constant



Syntax: [label] _ EXK _ lk

This instruction performs the operand instruction contained in Ik. The memory address may not contain a double word instruction, a CF instruction, RTN instruction or another EXK, EX or EXR instruction.

Type Function T2 Ik is executed

Condition

register: CR is set by the instruction in Ik.



•

Execute



EX[+] ا س EX[+] Syntax: [label]

This instruction executes the operand instruction contained in the effective memory address. The memory address may not contain a double word instruction, a CF instruction, RTN instruction or another EX, EXK, or EXR instruction.

Түре	Function		MD	Syntax			
Τ4	(m)	is executed	10	ΕX	m		
T5	(m + (r2))	"	10	EΧ	m, r2		
T6	((m))		11	EX*	m		
T7	((m + (r2)))	**	11	EX*	m, r2		

Condition

register:

CR is set by the instruction in the effective memory address.

bit	0	1			4	5			8	9	10	11		14	15
	1	1	1	1	0	0	0	0	0	N	D		r2		1

SLA

7

Single left arithmetic shift



P851M P852M P856M P857M

Syntax: [label] 🗉 SLA r3, n

The bits of the register specified by r3 are shifted left n bit positions. Overflow occurs when the sign bit was modified during the operation. Vacant bits are filled with zeroes.



Single right arithmetic shift



r3, n ني SRA ي SRA ا

The contents of the register specified by r3 are shifted right n bit positions. The sign bit is not changed. It is shifted into the vacant position(s) of the register. The vacant bit positions are filled with the same values as the sign bit, i.e. either 0 or 1.

If $n \ge 15$, all bits of the register will be the same as the sign bit.



Single left logical shift





Syntax: [label] SLL ... r3, n

The bits of the register specified by r3 are shifted left n bit positions. Vacant bits become zero. After 16 or more shifts the whole register contains zero.



Condition register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0



Remark: r3≠0.



Single right logical shift



P851M P852M P856M P857M

Syntax: [label] _ SRL _ r3, n

The contents of the register specified by r3 are shifted right n bit positions. Vacant bits become zero. After 16 or more shifts the register contains zero.



Remark: r3 ≠ 0. Single left circular shift





15

Syntax: [label] _ SLC _ r3, n

The contents of the register specified by r3 are shifted left, end around, n bit positions.



Remark: r3 ≠ 0. SRC

Single right circular shift





15

Syntax: [label] SRC r3, n

The contents of the register specified by r3 are shifted right, end around, n bit positions.



r3 ≠ 0.

Single left and normalize shift



Syntax: [label] SLN ... r3, r2

The contents of the register specified by r3 are shifted left until the two most significant bits differ. The sign bit remains unaffected; zero bits are inserted in the least significant positions. The number of shifted positions is placed in the register specified by r2.



Condition

register: Und

Unchanged



Remark:

- "r3≠0.
- " If (r3) = 0 the number of shifted positions will be 16.
- * Restricted to system mode if r2 = A15.

Single right and normalize shift





Syntax: [label] SRN _ r3, r2

The contents of the register specified by r3 are shifted right until a 1-bit appears in bit 15 of that register.

The sign bit is not changed and is copied each time a shift is given. The number of times a shift had to be performed is placed in the register specified in r2.



Condition

register:

Unchanged

bit	0	1			4	5	7	7	8	9	10	11		14	15
	0	0	1	1	1		r3		1	0	1		r2		0
				-											

Remark:

• r3 **≠** 0.

- If (r3) = 0 the number of shifted positions will be 16.
- Restricted to system mode if r2 = A15.

DLA

Double left arithmetic shift

DLA	
	_

(Softw. sim.)

P851M

P852M

P856M P857M

Syntax: [label] _ DLA _ n

This instruction treats the A1 and A2 register as one 31-bit register (bit 0 of A2 is set to zero). The contents are shifted left n positions and zeroes are placed from the right in vacated positions.

Overflow occurs when the sign bit is changed during execution of this instruction.



register:

Double right arithmetic shift



(Softw. sim.)

P851M P852M

P856M P857M

[label] _ DRA _ n Syntax:

> This instruction treats the A1 and A2 registers as one 31 bit register. The contents are shifted right n positions and zeroes or ones are propagated into vacated positions depending on the value of the sign bit of A1. After 30 or more shifts the two registers are filled the value of the sign

> bit (all zeroes or ones), except for the sign bit of A2 which is always set to 0.



DLL

Double left logical shift

DLL	

P851M P852M (Softw. sim.) P856M

P857M

Syntax: [label]_DLL_n

This instruction treats the registers A1 and A2 as one 32-bit register. The contents are shifted left n positions. Zeroes are propagated into vacated positions of A1 and A2.



Condition

register:

CR = 0 if result = 0 1 if result > 0 2 if result < 0

bit	0	1			4	5	6	7	8	9	10	11		14
	0	0	1	1	1	0	0	0	0	1	0		n	

DRL

Double right logical shift

_	DRL	

P851M P852M (Softw. sim.) P856M

P857M

DRL ה DRL ו DRL

The A1 and A2 registers are treated as one 32-bit register. The contents are shifted right n positions. Zeroes are propagated into vacated positions. The max, number of shifts is 31,



DLC

Double left circular shift



(Softw. sim.)

P851M

P852M

P856M P857M

Syntax: [label] _ DLC _ n

The A1 and A2 registers are treated as one 32-bit register. The contents are shifted left, end around, n positions.



DRC

Double right circular shift

DRC	

(Softw. sim.)

P851M

P852M

P856M P857M

Syntax: [label]_DRC_n

The A1 and A2 registers are treated as one 32-bit register. The contents are shifted right, end around, n positions.



DLN

Double left and normalize shift



(Softw. sim.)

P851M

P852M

P856M P857M

Syntax: [label]_DLN _ r2

The A1 and A2 registers are treated as one 31-bit register. Its contents are shifted left until bit zero and bit one have a different value. Zeroes are shifted, from the right hand side on, into vacated positions of the register. The sign bit of register A1 remains unchanged. The number of shifted positions is stored in register r2. The sign bit of A2 becomes zero.



Remark:

Restricted to system mode if r2 = A15.

DRN

Double right and normalize shift

DRN	P851M
	P852M
	P856M
	P857M

(Softw. sim.)

Syntax: [label] ... DRN ... r2

The A1 and A2 registers are treated as one 31-bit register. The contents are shifted right until a 1-bit appears in the least significant position of the register. The sign bit is shifted to the right each time a shift takes place. The number of shifted postions is stored in register r2. The sign bit of A2 becomes zero.



Condition register:

Unchanged

bit	0	1			4	5	6	7	8	9	10	11		14	15
	0	0	1	1	1	0	0	0	١	0	1		г2		0

Remark:

Restricted to system mode if r1 = A15.

MVF

Move Table Forward

MVF

P857M

Syntax: [label] MVF ... r2

This instruction copies a string of consecutive words from one memory area into another area, beginning with the last location from the buffer to be copied towards the start address of that buffer. Should the buffer to be copied and the receiving buffer overlap, the user must take care not to overwrite the contents of the locations in the buffer to be copied. Use in that case the instruction MVB.

- register A1 must be loaded with the start address of the memory area to be copied.
- register A2 must be loaded with the start address of the receiving buffer.
- register r2 must contain the number of characters to be copied (the number must be even and unsigned).
- The execution of this instruction may be interrupted after any word transfer. When the interrupt is accepted the contents of the instruction counter, which is pointing to this instruction, are saved in the stack. The contents of A1 and A2 remain unchanged.

Register (2 contains the remaining number of characters to be transferred. The execution of this instruction is resumed when the interrupt has been serviced. When the execution is terminated A1 and A2 contain the initial values.

Type	Functi	on		
т8	(r2) —	2 → r2, I(A1) + (r	2)) → (A2) +	(r2)
	-			
	-			
	0	+ r2, ((A1))	→ (A2)	

Condition register:

.



Remark:

Unchanged

- When used in systum mode r2 = A15 or ≠ A15.
- * When used in user mode r2 / A15.

* r2 must be ≠ 0.

8

Syntax: [label] _ MVB _ r2

This instruction copies a string of consecutive words from one memory area into another area, beginning with the first location of the buffer to be copied towards the last location of that buffer. Should the buffer to be copied and the receiving buffer overlap, the user must take care not to overwrite the contents of locations in the buffer to be copied. Use in that case the instruction MVF.

- register A1 must contain the start address of the huffer to be copied.
- register A2 must contain the start address of the receiving buffer.
- register r2 must contain the number of characters to be copied. (The number must be even and unsigned.)

The execution of this instruction may be interrupted after any word transfer. When the interrupt is accepted the contents of the instruction counter, which points to this instruction, are saved in the stack. The contents of registers A1 and A2 point to the first location to be transferred when resuming the execution. Register r2 contains the remaining number of characters to be transferred.

The execution of the instruction is resumed when the instruction interrupt has been serviced. When the execution is terminated A1 and A2 point to the first address after the buffer.

$$\begin{array}{rcl} Type & Function \\ T8 & (\{A1\}\} & \rightarrow \{A2\} \\ & \{r2\} = 2 & \rightarrow r2; & (A1) + 2 & \rightarrow A1; & (A2\} + 2 & \rightarrow A2; & (\{A1\}\}) & \rightarrow (A2) \\ & - & - & - \\ & - & - & - \\ & 0 & \rightarrow r2; & (A1) + 2 & \rightarrow A1; & (A2\} + 2 & \rightarrow A2 \end{array}$$

Condition

register: Unchanged



Remark:

- When used in system mode r2 A15 or ≠ A15.
- * When used in user mode r2 ≠ A15.

* 12 must be # 0.

Syntax: [label] _ MVUS _ r2

This instruction is used to copy a table of consecutive words from a user area (sending buffer) to a system area (receiving buffer), beginning with the first location towards its last location.

- register A1 must contain the logical start address (MMU) of the buffer to be copied.
- register A2 must contain the physical start address (NO MMU) of the receiving buffer.
- register r2 must be loaded with the number of characters to be copied. This number must be even and not signed.

The execution of this instruction may be interrupted after any word transfer. When the interrupt is accepted the contents of the instruction counter, which points to this instruction, are saved in the stack. The contents of A1 and A2 point to the first location to be transferred when the execution is resumed.

Register r2 contains the remaining number of characters to be transferred. The execution of this instruction is resumed when the interrupt is serviced. When the execution is terminated A1 and A2 point to the first address after the receiving buffer.

Type Function
T8
$$((A1)) \rightarrow (A2)$$

 $(r2) - 2 \rightarrow r2; (A1) + 2 \rightarrow A1; (A2) + 2 \rightarrow A2; ((A1)) \rightarrow (A2)$
 $-$
 $0 \rightarrow r2; (A1) + 2 \rightarrow A1; (A2) + 2 \rightarrow A2$

Condition register:

Unchanged



Remark:

- * When used in system mode r2 = A15 or $\neq A15$.
- When used in user mode r2 ≠ A15. In that case or if MMU is not available this instruction is the same as the MVB instruction.
- r2 must be ≠ 0.

MVSU

Syntax : [label] __ MVSU __ r2

This instruction is used to copy a table of consecutive words from a system area (sending buffer) to a user area (receiving buffer), beginning with the last location of the sending area towards the first location.

- register A1 must contain the physical start address (NO MMU) of the sending buffer.
- register A2 must contain the logical start address (MMU) of the receiving buffer.
- register r2 must be loaded with the number of characters to be copied (this number must be even and unsigned).

The execution of this instruction may be interrupted after any word transfer. When the interrupt is accepted the contents of the instruction counter, which points to this instruction, are saved in the stack. The contents of registers A1 and A2 remain unchanged.

Register r2 contains the remaining number of characters to be transferred. The execution of the instruction is resumed when the interrupt is serviced. When the execution is terminated A1 and A2 contain their initial values.

Condition register:

Unchanged



Remark:

- When used in system mode r2 = A15 or ≠ A15.
- When used in user mode r2 ≠ A15. In that case or if MMU is not available this instruction is the same as the MVF instruction.

^{*} r2 must be \neq 0.

```
WER Write external register WER P851M
P852M
P856M
P857M
```

Syntax: [label]__WER __ r3, address

The contents of the register specified by r3 are transferred to the external register whose address is specified in bits 8-15. The contents of the register specified by r3 and the condition register remain unchanged.

Two WER instructions must be used to send two control words, one containing a buffer address and the second one containing the number of words or characters to be transferred, to two registers on the I/O Processor.

1st control word



Example:

Output on cassette					
LDK A1,/0084 LDKL A2,BUFFER WER A1,/A	Send 132 characters. Take the contents of 'BUFFER'. The cassette has address /05 and is connected t I/O Processor numero 0. Bit 15 = 0 (1st control word).				
WER A2,/B	Send the 2nd control word. Bit $15 = 1$.				
Type Function					
T8 $(r3) \rightarrow exter$	n reg.				

Condition register:

Unchanged

bit	0	1			4	5	7	8		15
	0	1	1	1	0		r3		ext. reg. address	

Remark:

r3 must be ≠ 0.
This instruction may only be used in system mode.

Read external register



Syntax: [label] RER r r3, address

The contents of the external register, specified by its address, are transferred to the register specified by r3. The contents of the external register remain unchanged. Bits 6 and 7 of the external register are copied to the condition register.

Through this instruction the user can check how many characters or words have been transferred.

Туре	Function					
Т8	(extern reg)	• r3				

Condition

register:

(extern reg 6,7) · CR



Remark:

* r3 must be ≠ 0.

* This instruction may only be used in system mode.

P857M

Syntax: [label] _ TLR _ r2

This instruction loads 16 consecutive registers, TR0 through TR15, which are located on the MMU, with the contents of 16 consecutive memory locations, the first one being indicated in register r2.

Type	Function	
тз	((r2))	→ TRO
	((r2) + 2)	→ TR1
	-	
	-	
	-	
	((r2) + 15 x 2)	→ TR15

Condition register:

Unchanged

bit	0	1			4	5			8	9	10	11		14	15
	1	0	1	1	1	0	0	0	0	0	1		r2		C
															r

Remark:

TL

m[, r2] ت TL[•] TL[•] Syntax:

This instruction loads 16 consecutive registers, TR0 through TR15, which are located on the MMU, with the contents of 16 consecutive memory locations.

The address of the first memory location is indicated by the effective memory address.

Түре	Function			Synta	ix 🛛
T4	(m)(m + 15x2)	- •	TR0TR15	TL	m
T5	(m + (r2)) (m + (r2) + 15x2)	-	TR0TR15	ΤL	m, r2
Т6	((m)) ((m) + 15x2)	-+	TR0TR15	TL⁴	m
т7	((m + (r2))) ((m + (r2)) + 15x2)	->	TR0TR15	TL*	m, r2

Condition register:

Unchanged

bit	0	1			4	5			8	9	10	11		14	15
	1	0	1	1	1	0	0	0	0	N	D		r2		0

Remark:

TSR

Segment Table Store/register (MMU option) TSR

P857M

r2 ن TSR د [label] Syntax:

This instruction places the contents of 16 consecutive registers, TR0 through TR15, located on the MMU, in 16 consecutive memory locations. The first memory location is indicated by the contents of register r2.

Type	Function	,
тз	(TRO) (TR1)	→ (r2) → (r2) + 2
	-	• • • • •
	-	
	(TR15)	- {r2} + 15x2

Condition

register:

Unchanged

bit	0	1			4	5			8	9	10	11	14	15
	1	0	1	1	1	0	0	0	0	0	1	r:	2	1

Remark:

Segment Table Store

TS

Syntax: [label]_TS[•]_m[, r2]

The contents of 16 consecutive registers, TR0 through TR15, located on the MMU, replace the contents of 16 memory locations. The first memory location is indicated by the effective memory address.

Түре	Function	1	Syntax	r
Т4	(TRO) (TR1)	→ m -• m + 2		
Т5	(TR15) (TR0) (TR1)	→ m + 15x2 • m + (r2) • m + (r2) + 2	тs	m
т6	(TR15) (TR0) (TR1)	-• m + (r2) + 15x2 -•(m) +(m + 2)	TS	m, r2
T 7	(TR15) (TR0) (TR1)	->(m + 15x2) ->(m + (r2)) >(m + (r2) + 2)	TS•	m
	(TR15)	→(m + (r2) + 15x2)	TS⁺	m, r2

Condition

register: Unchanged

9 bit 5 8 10 11 0 1 4 14 15 0 1 0 0 0 0 MD 1 1 1 r2 1

Remark:

FLDR

Floating Point Load/register (F.F.P. option)

FLDR

P857M

[label] , FLDR , r2 Syntax:

> The contents of three consecutive memory locations are loaded into three accumulators FPA1, FPA2, FPA3 on the Floating Point Processor. The first memory location is indicated in the register r2.

Туре	Function							
ТЗ	((r2))	→ FPA1						
	((r2) + 2)	→ FPA2						
	((r2) + 4)	→ FPA3						

Condition

register:

CR = 0 if floating point operand = 0 1 if floating point operand > 0

2 if floating point operand < 0

bit	0	1			4	5			8	9	10	11		14	15
	1	1	0	0	0	0	0	1	0	0	1		r2		0

FLD

Floating Point Load (F.F.P. option) FLD

P857M

m[, r2] Syntax: [label] FLD[+] m[, r2]

The contents of three consecutive memory locations are loaded into three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor. The first memory location is indicated by the effective memory address.

Туре	Function		MD	Syntax
Τ4	(m)	→ FPA1	10	FLD m
	(m + 2)	→ FPA2		
	(m + 4)	→ FPA3		
T5	(m + (r2))	→ FPA1	10	FLD m, r2
	(m + (r2) + 2)	→ FPA2		
	(m + (r2) + 4)	→ FPA3		
T6	({m})	→ FPA1	11	FLD* m
	((m) + 2)	- FPA2		
	((m) + 4)	→ FPA3		
T7	((m + (r2)))	- FPA1	11	FLD* m, r2
	((m + (r2)) + 2)	→ FPA2		
	((m + (t2)) + 4)	- FPA3		

Condition

register:

- CR = 0 if floating point operand = 0
 - 1 if floating point operand > 0

2 if floating point operand < 0

3 unnormalized operand (operation aborted)

bit	0	1			4	5			8	9	10	11		14	15
	1	1	0	0	0	0	0	1	0	M	D		г2		0

FSTR

Floating Point Store/register (F.F.P. option) FSTR

P857M

Syntax: [label]_ FSTR _ r2

The contents of three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor replace the contents of three consecutive memory locations. The first location is indicated in register r2.

Function	1
(FPA1)	→ (r2)
(FPA2)	→ (r2) + 2
(FPA3)	-+ (r2) + 4
	Function (FPA1) (FPA2) (FPA3)

Condition

register: Unchanged

bit	0	1	_		4	5			8	9	10	11		14	15
	1	1	0	0	0	0	0	1	0	0	1		٢2		1

FST

Floating Point Store (F.F.P. option)

FST

P857M

Syntax: [label] __ FST[+] __ m[, r2]

The contents of three accumulators FPA1, FPA2 and FPA3 on the floating point processor replace the contents of three consecutive memory locations. The first location is indicated by the effective memory address.

Туре	Function	1	MD	Syntax	4
Т4	(FPA1)	-• m	10	FST	m
	(FPA2)	→ m +2			
	(FPA3)	vm +4			
T5	(FPA1)	-+ m + (r2)	10	FST	m, r2
	(FPA2)	→ m + (r2) + 2			
	(FPA3)	→ m + (r2) + 4			
Т6	(FPA1)	-+ (m)	11	FST*	m
	(FPA2)	→(m) + 2			
	(FPA3)	→(m) + 4			
T7	(FPA1)	→(m + (r2))	11	FST *	m, r2
	(FPA2)	-+(m + (r2) + 2)			
	(FPA3)	→(m + (r2) + 4)			

Condition

register:

Unchanged

bit	0	1			4	5			8	9	10	11		14	15
	1	1	0	0	0	0	0	1	0	N	D		r2		1
					-										