## Preface

This volume is intended to be used together with the PBOOM publications concerning programming.

Part 1 describes in great detail the powerful instruction set for the P80OM computers and shows the programmer the functional operation, the syntax, the setting of the condition register, the instruction time and examples.
The instructions are grouped in the following operational categories:
Load and store instructions
Ariltimetic instructions
Logical instructions
Characier handing instructions
Branch instructions
Shif1 instructions
Table nandling instructions
External rransfer insiructions
Control instructions
IJO instructions
String instructions
Preface ..... 111
PART 1 INSTRUCTION SET
Chapter 1 Introduction ..... 1.1
Key to symbols used in the Instruction Set ..... 1.1
Instruction Formats ..... 1.2
Registers ..... 1.4
Type of Instruction ..... 1.5
Software Simulation of Instructions ..... 1.6
Chapter 2 Load and Store Instructions ..... 1.7
Chapter 3 Arithmetic Instructions ..... 1.21
Chapter 4 Logical Instructions ..... 1.61
Chaptar 5 Character Handling Instructions ..... 1.73
Chapter 6 Branch Instructions ..... 1.83
Chapter 7 Shift Instructions ..... 1.99
Chapter 8 Table Handling Instructions ..... 1.115
Chapter 9 External Transfer Instructions ..... 1.119
Chapter 10 Control Instructions ..... 1.131
Chapter 11 Input/Output Instructions ..... 1.137
Chapler 12 String Instructions ..... 1.151

## Key to symbols used in the instruction set

| Label | Identifier, or label, consisting of max. 6 characters of which the first must always be a letter. <br> All instructions, and most of the assembler directives, may be preceded by a label. |
| :---: | :---: |
| * | Asterisk. Indicates: <br> - indirect addressing <br> - current value of location counter |
| I I | The syntactic item(s) between these brackets may be omitted |
| $1:$ | Choose one of the items between these brackets |
| r1 | Rejister A $1 . .$. A 15 |
| r2 | Register A $1 . .$. A 15. Used as an index register in memory reference instructions. |
| r3 | Register A1... A7 |
| m | Memory expression |
| k | Constant in bits 8-15 (short constant) |
| lk | Constant or address in bits $0-15$ of the word following the instruction (long constant) |
| P | P-register. (Instruction counter) |
| T1 | Register to register operation. |
| T2 | Long constant instruction. |
| T3 | Register addressing. |
| T3A | Register r 2 is not the stackpointer A 15 |
| T3日 | Register r 2 is the stackpointer A 15 |
| TxS | The result must be stored in memory |
| T4 | Direct addressing |
| T5 | Indexed addressing |
| T6 | Indirect addressing |
| T7 | Indirect indexed addressing |
| T8 | Short constant instruction |
| 1/5 | Load/store indicator. Load: bit $15=0$ <br> Store: bit $15=1$ |
| MD | Addressing mode |
| $\therefore$ | Logical AND |
| $v$ | Logical OR |
| $\checkmark$ | Exclusive $\rho R$ |
| * | Compare |
| 1 | Divide |
| x | Multiply |
| + | Add |

## Instruction formats

Machine instructions conform to one of the following two formats:

- format 0
- format 1.


## Format 0 instructions

Instructions of this type consist of one word, where the 16 bits indicate the following functions:

bit \begin{tabular}{l|r|r|r|r|}
0 \& 1 \& 4 \& 5 \& 7 <br>
\hline

 

\hline 0 \& opcode \& r3 \& <br>
\hline
\end{tabular}

where
bit 0 - indicates the instruction format
bits 1-4 - operation code
bits 5-7 - one of the registers A1-A7 or the condition value in a Branch instruction.
bits 8-15 - the contents of this field varies according to the type of instruction and may contain one of the following values:

- an 8-bit positive constant (constant instruction)
- an even displacement value (branch instruction)
- -an indication of the shift required (shift instruction)
- device address (I/O instruction) + function bits
- fixed parameters (miscellaneous instruction)


## Format 1 instructions

Format 1 instructions perform a number of operations by reference to two of the 16 registers available for user access: one of these registers may point to a data item either in a word following the instruction or elsewhere in memory as it is possible to use that register as an index register.
bit

| 0 |
| :--- |
| 0 |
| 1 |


where:
bit 0 - indicates the instruction format
bits 1-4 - operation code
bits 5-8 - one of the registers A 1 . . . A 15 specified as follows: registers $A 1$... A7 are in group 0 and registers A8 ... A 15 are in group 1. The group to which a register belongs is indicated by bit 8. This may be either 0 (group 0 ) or 1 (group 1)

- in branch instruction, however, bits 5 to 7 inclusive indicate a condition value and bit 8 is not used.
bits 9-10 - addressing mode code. These bits will specify direct or indirect addressing, i.e. whether the word following the instruction, or another memory word, has to be taken into account.
birs 11-14 - the numbur of one of the 16 registers, expressed in the same way as in bits 5-8.
bit 15 - load/store indicator. Used in certain instructions to indicate that the result of the operation is to be placed either in the register shown by bits 5-8 $(1 / 5=0)$ or in a memory word ( $1 /$ 's $=1$.

This type of instruction may be followed by a data word ( 16 bits) containing an address ( m ) or a positive or negative value. In the case of an address, bit 15 is not significant, except for character handling instructions.

The binary values of bits 5 through 8 in r1 and 11 through 14 for r2 are: 4218 , and in r3 421.
Example: A3 in r1 or r 2 is written as 0110 and A 12 as 1001. For r 3 this is 011. A 12 cannot bee snecified in the field r3.

## Registers

16 registers are available for use by the programmer. Thase 16 registers, which have the predefined symbols AO through A15, are called the scratchpad. They may be addressed from either the instruction being carried out or from the toggle switches on the control panel.
The specific designatıon of registers within the scratchoad is:

## P-register (AO)

This register is used to hold the address of the next instruction to be executed. It is incremented in steps of two if the program is to carry out in sequence, or altered to hold the required new address if a twanch is to be performed.
The instruction counter $(P)$ points always already to the next instruction before execution of an instruction.

Working registers (A 1-A 14)
The working registers may be used in any of the following ways:

- as accumulator where the data to be processed can be found in a register.
- us pointers where the contents of the specified registers contain the operand address rather than the operand itself.
- as index registers where the contents of the specified registers and the contents of the word following the instruction are summed to produce the operand address.


## Register A 15

This register is used by the interrupt system as the stackpointer and, as such, it is updated by the system whenever it is used for memory addressing.
It may be addressed by instruction in the same way as the registers A1 through A14.

## Type of instruction

The instruction in the instruction set may use various methods of forming one of the operands to be used. To make a clear distinction between these methods, each instruction in the instruction set description has received a notation T 1 thru T 8 to indicate the manner in which the operand is formed. The latter is usually governed by the values of the format, address mode and the $\mathbf{r 2}$ field (bits 11 thru 14) in the instruction. The result of this operation may be an address which is called the effective memory address.

| Type | Format | Mode | r2 field | Description |
| :--- | :---: | :---: | :---: | :--- |
| T1 | 1 | 00 | $\neq 0$ | Register to register operation |
| T2 | 1 | 01 | 0000 | Long constant instruction |
| T3 <br> (T3A) <br> (T3B) | 1 | 01 | $\neq 0$ | Address in register r2 <br> (The register specified is not A 15। <br> (The register specified is A15) |
| T4 | 1 | 10 | 0000 | Address in next word (direct addressing) |
| T5 | 1 | 10 | $\neq 0$ | Indexed addressing |
| T6 | 1 | 11 | 0000 | Indirect addressing |
| T7 | 1 | 11 | $\neq 0$ | Indexed indirect addressing |
| T8 | 0 | - | - | Short constant |

T1 Register to register operation
The operand is the value in the register specified by $\mathbf{r} 2$.

## T2 Long constant instruction

The operand is the value contained in the least significant word of the double length instruction.

## T3 Address in register

The operand is held in mamory. The mephory address of the operand is the value in the register specified by r2.
T3A r2 $\neq \mathrm{A} 15$
T3B $\quad \mathrm{r} 2=\mathrm{A} 15$

## TA Address in next word (direct addressing)

The operand is held in memory. The memory address of the operand is the value in the least significant word of the double length instruction.

T5 Irefexed address in next word (indexed addressing)
The operand is held in memory. The memory address of the operand is found by adding the value in the register specified by 12 to the value in the least significant word of the double length instruction.


Syntax: [label]u LD |*]wr1, m [, r2]
The contents of the register specified by rl are replaced by the contents of the effective memory address. This effective memory addross can be found as follows:

| Type | Functron |  | MD | Syntax |
| :---: | :---: | :---: | :---: | :---: |
| T4 | (m) | $\rightarrow r 1$ | 10 | LD rim |
| T5 | $(m+(r 2))$ | - 11 | 10 | LD r1, m, r2 |
| T6 | ( $(\mathrm{m})$ ) | - 11 | 11 | LD* r1, m |
| T7 | $(1 \mathrm{~m}+(\mathrm{r} 2) \mathrm{)}$ | $\rightarrow+1$ | 11 | LD* r1, m, r2 |

Condition register:
$C R=0$ if $(r 1)=0$ 1 if $(r 1)>0$ 2 if $(r 1)<0$

| 0 | 1 |  |  |  | 4 | 5 |  | 8 | 9 | 1 | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 |  | 0 | 0 | 0 |  | 11 |  |  | MD |  | r2 |  | 0 |

Remark:
Restricted to system mode if rl = A15.

| LDR | Lasd register/register |
| :---: | :---: | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |


The 16 bits of the register specified by rl are replaced either by the contents of the register specified by r2 (direct addressing) or by the contents of the effective memory address which can be found in the register specified by 2 (indirect addressing). In the last addressing mode, if r2 specifies the A15 register, the latter is assumed to be the stack. In this case, the pointer is updated (i.e. incremented by one word to point to the latest entry) before the transfer of data occurs.

| Type | Function |  | MD | Syntax |
| :--- | :--- | :--- | :--- | :--- |
| T1 | $(\mathrm{r} 2)$ | $-r 1$ | 00 | LDR r1, r2 |
| T3A | $\{(r 2) \mid$ | $\rightarrow r 1$ | 01 | LDR* r1, r2 |
| T3B | $\{A\|5\rangle+2 \rightarrow A 15,(\mid A 15))$ | $\rightarrow r 1$ | 01 | LDR* r1, A15 |

Condition
register:

$$
\begin{aligned}
& C R= 0 \text { if }\{r 1\}=0 \\
& 1 \text { if }\{r 1\}>0 \\
& 2 \text { if }\{r 1\}<0
\end{aligned}
$$

bit | 0 |
| :---: |
| 0 | 1

Remark:
Restricted to system mode if r1-A15 or if type 3 B .

| LDK |
| :--- |
| LDKL |

Load constant

| LDK |
| :--- |
| LDKL |

P851M
P852M

```
Syntax: [label].\triangleLDKur3,k - T8
    [label]u LDKLi.r1,lk - T2
```

T8 The positive constant $k$ is loaded into bits 8 through 15 of the register specified in r3. The bits 0 through 7 are reset to zero.
T2 The positive or negative constant, which can be found in the word following the instruction, replaces the contents of the register specified by r1.

| Type | Function |  | Syntax |
| :--- | :--- | :--- | :--- |
| TB | $k \rightarrow r 3_{n-1,}$ | $0 \rightarrow r 3_{n-}$ | LDK |
| T3 $3, k$ |  |  |  |
| T2 | $\mathrm{k} \rightarrow \mathrm{r} 1$ |  | LDKL r1,k |

Condition register:

T8 Unchanged
T2 $\quad C R=0$ if $\mathrm{k}=0$
1 if $\mathrm{k}=0$
2 if $\mathrm{lk}<0$


Remark:
Restricted to system mode if r $1=$ Al5.

| ST |
| :---: | :---: | :---: |
| Store register | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label] $\operatorname{ST}[\cdot], r 1, m \ln \mathrm{r}]$
The 16 bits of the register specified by r 1 replace the contents of the effective memory address.

| Type | Function | MO | Syntax |  |
| :---: | :---: | :---: | :---: | :---: |
| T4 | (ri) $\rightarrow$ m | 10 | ST | r1.m |
| T5 | (r1) $\cdot m+(\mathrm{r} 2)$ | 10 | ST | r1, m, r2 |
| T6 | (r1) - (m) | 11 | ST" | r1,m |
| T7 | $(\mathrm{r} 1)-(\mathrm{m}+(\mathrm{r} 2))$ | 11 | ST* | r1, m, r2 |

Condition register:

Unchanged


Remark:
Restricted to system mode if $r 1: A 15$.

| STR |  |
| :---: | :---: |
| Stare registeriregister | STR <br> P851M <br> P852M <br> P856M <br> P857M |

Syntax: $\quad$ llabel ! $1_{-}$STR L. r1, r2
The 16 bits of the register specified by 11 replace the contents of the memory address indicated in the register specilied by $r 2$ (indirect addressing). If A15 (stack pointer) is specified by r 2 it is undated.

| Type | Function | Syntax |
| :--- | :--- | :--- |
| T3A | (r1) $-($ r2 $)$ | STR r1, r2 |
| T38 | (r1) $-($ (A 15$),\|\mathrm{A} 15\|-2 \cdot A 15$ | STR r1, A 15 |

Condition
register: Unchanged
bit

| 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 |  | $r 1$ | 0 | 1 |  | $r 2$ |  | 1 |

Remark:

- An interrupt 'stack ovorflow' is generated when, for T3B type, the address reached by the pointof $=<1100$. Bit 13 is set to 1 in PSW.
- Restricted to system mode if $\mathrm{r} 1=\mathrm{A} 15$ or if type 3B.


Syntax: [labelh_ML[•]-n,m [, r2]
The contents of $n$ consecutive registers (the first one being Al) are replaced by the contents of $n$ consecutive memory locations (the first location is indicated by the effective memory address).

$n=$ number of registers (1 through 15)

Condition
register:

$$
\begin{aligned}
C R= & 0 \text { if }(A 1)<0 \\
& \text { if }(A \mid)>0 \\
& 2 \text { if }(A 1)<0
\end{aligned}
$$



Remark:
Restricted to system mode if $n=15$.


Syntax: [label] $-M L K$ _ $n$
The contents of $n$ successive registers are replaced by $n$ values which must be given immediately after this instruction by means of a data statement. If $n=0$ the instruction is trapped.

| Type Function |  |
| :--- | :--- |
| T2 | $\mathrm{lk} 1, \mathrm{lk2}, \ldots, \mathrm{lkn} \rightarrow \mathrm{A}, \mathrm{A} 2, \ldots$, An | | Syntax |
| :--- |
|  |

$\mathrm{n}=$ number of registers (1 through 15)

Condition
register:

$$
\begin{aligned}
C R-0 & \text { if }(A 1)=0 \\
1 & \text { if }\{A 1\}>0 \\
2 & \text { if }\{A 1\}<0
\end{aligned}
$$



Remark:
Restricted to system mode if $\boldsymbol{n}=15$.

| MLR |
| :---: | :---: | :---: |
| MLR | | P851M |
| :--- |
| P852M |
| P856M |
| P857M | (softw. sim)


The contents of n consecutive registers (the first one being A 1 ), are replaced by the contents of $n$ consecutive memory locations. The first address of those locations is indicated by the contents of $r 2$. If $r 2$ is the stackpointer A 15 , the system stackpointer is updated.

| Type | Function |  | Syntax |  |
| :---: | :---: | :---: | :---: | :---: |
| T3A | ( $\{12$ ) ) | $\rightarrow$ A1 | MLR | n, r2 |
|  | $(\langle r 2)+2)$ | - A2 |  |  |
|  | - |  |  |  |
|  | - |  |  |  |
|  | $(1 r 2)+2 n-21$ | $\rightarrow$ An |  |  |
| T3B | $(A 15)+2 n$ | $\rightarrow$ A 15 | MLA | n, A15 |
|  | ( $(415\})$ | $\rightarrow A_{1}$ |  |  |
|  | $((A 15)-2)$ | - $\mathrm{A}^{2}$ |  |  |
|  | - |  |  |  |
|  | - |  |  |  |
|  | $(\mid A 15)-2 n+2\}$ | $\rightarrow A_{n}$ |  |  |

n - number of registers (1 through 15)

Condition register:
$C R$ - 0 if $\{A 1\rangle-0$

$$
1 \text { if }(A 1)=0
$$

$$
2 \text { if }(A 1)<0
$$

but


Remark:

- Restricted to system mode if $n=15$ or if $r 2=A 15$
- If 38 type, the contunts must be even (P85 IMi).


Condition renister:

Unchanged

bit | 0 |
| :---: |
| 0 | 1

Remark:
Restricted to system mode if $n=15$.

$n=$ number of registers (1 through 15)
Condition register:

Unchanged

bit | 0 | 1 |  | 4 | 5 | 8 | 9 | 10 | 11 |  | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 |  | $n$ | 0 | 1 |  | $r 2$ |  | 1 |

Remark:

- An interrupt 'stack overflow' is generated when, for type T3B, the address reached by the pointer - </100. Bit 13 in PSW is set to 1.
- Restricted to system mode when $n=15$ or $r 2=A 15$.
- If 3B type, the A15 contents must be even (P85IM).

Syntax: (label) uEL [•] பr1, m [, r2]
The 16 -bit contents of the effective memory address, specified in $m$ and translated by the MMU, are loaded in register r 1 .

| Type | Function |  | MDD | Svntax |
| :--- | :--- | :--- | :--- | :--- |
| T4 | $(m)$ extended | $\rightarrow r 1$ | 10 | EL r1, m |
| T5 | $(m+\langle r 2) \mid$ extended | $\rightarrow r 1$ | 10 | EL r1, m, r2 |
| T6 | $((m))$ extended | $\rightarrow r 1$ | 11 | EL* r1,m |
| T7 | $((m+(r 2)))$ extended $\rightarrow r 1$ | 11 | $E L \cdot r 1, m, r 2$ |  |

Condition register:
$\begin{aligned} C R= & 0 \text { if }(r 1)=0 \\ & \text { if }(r 1)>0 \\ & 2 \text { if }(r 1)<0\end{aligned}$

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 | 14 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 0 |  | $r 1$ | $M D$ | $r 2$ |  | 0 |  |  |

Remark:
This instruction may only be used in system mode.

$$
\text { Syntax: [label] } \sim \text { ELR } \sim 1, r 2
$$

The 16 -bit contents of the effective memory address pointed to in register r2, and translated by the MMU, are loaded in register r 1 .
Type Function
T3 |(r2|| extended - r1

Condition register:
$C R-0$ if $(r 1)=0$
1 if $(r 1)=0$
2 if $(r 1)<0$
bit

| 01 |  |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 0 |  | r1 |  | 0 | 1 | r2 |  | 0 |

Remark:
This instruction may only be used in system mode.
ES

```
Syntax: [label] uES [•] ur1,m [, r2]
```

The 16 -bit contents of register rl replace the contents of the effective memory address as translated by the MMU.

| Type | Function | MD | Syntax |  |
| :---: | :---: | :---: | :---: | :---: |
| T4 |  | 10 | ES | r1,m |
| T5 | $(r 1) \rightarrow m+\{r 2\}$, extended | 10 | ES | r1, m, r2 |
| T6 | $(\mathrm{r} 1) \rightarrow(\mathrm{m})$, extended | 11 | ES* | r1, m |
| T7 | $\|r 1\rangle \rightarrow(m+\langle r 2\rangle)$, extended | 11 | ES* | r1, m, r2 |

Condition register:

Unchanged

| 0 | 1 |  |  |  | 4 | 5 |  | 8 | 9 | 1 | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 |  | 1 | 0 |  | r 1 |  |  | D |  | r2 |  | 1 |

Pemark:
This instruction may only be used in system mode.
ESR

$$
\text { Syntax: } \quad \text { [|abel] }{ }_{1}, \text {, ESR }- \text { r1, r2 }
$$

This instruction replaces the contents of the memory address specified in $\mathbf{r 2}$, and translated by the MMU, by the 16 -bit contents of register r 1 .

Type Function
T3 (r1) $\rightarrow(r 2)$ extended

Condition register:

Unchanged

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 | 14 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 0 |  | $r 1$ | 0 | 1 |  | $r 2$ |  | 1 |

Remark:
This instruction may only be used in systern mode.

| LDA |  |
| :---: | :---: |
| Loadaddress | PDA <br> P853 <br> P854 <br> P858 <br> P859 |

Syntax. [label] LDA r1.D.r2
This instruct:on loads the address specified in r2. incremented by the value $D$ from the second instruction word. into the register specified by rt.

Type Function
$\mathrm{T} 1(\mathrm{r} 2)+\mathrm{D} \rightarrow+1$

Condition
register: Unchanged
bit


Remark

- 11 must be п0
- restricted to system mode if ri ~A 15
ADK
ADKL

Add constant

| ADK |
| :--- |
| ADKL |

```
Syntax: [label] \(\leadsto\) ADK \(\sqcup \mathrm{r} 3, k\)
T8
```

    |label| - ADKL \(u\) r1, lk -T2
    T8 The positive constant $k$ is added to the contents of the register specified in r3. The result of the addition is placed in r3.
T2 The positive or negative constant lk is added to the contents of the register specified in rl . The result of the addition is placed in rl .

| Type | Function | Syntsx |
| :--- | :--- | :--- |
| T8 | $\|\mathrm{r} 3\|+\mathrm{k} \rightarrow \mathrm{r} 3$ | ADK r3,k |
| T 2 | $\|\mathrm{r} 1\|+\mathrm{lk} \rightarrow \mathrm{r} 1$ | ADKL r1, $k$ |

Condition
register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result $<0$
3 in case of overflow


| bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  |  | 14 | 15 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T2 | 1 | 0 | 0 | 1 | 0 |  | $r 1$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

Remark:
Restricted to system mode if r1 = A 1 l .

| ADR |  |
| :--- | :--- |
| ADRS |  |
| Addition register/register | ADR <br> ADRS | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: $\begin{array}{ll}{[\text { label }]-\operatorname{ADR~[\cdot ]~}-r 1, r 2} \\ & \text { label] }-A D R S \sqcup r 1, r 2\end{array}$
The contents of the register specified by r 1 are added either to the contents of the register specified by r 2 (direct addressing), in which case the sum is always placed in the register specified by r 1 , or to the contents of the memory address indicated in the register specified by r 2 (indirect addressing). In that case the sum is placed either in the register specifiod by rl (the I/s indicator being 0 ) or in the memory address (1/s = 1 ).

| Typu | Function | MD | l/s | Syntax |
| :--- | :--- | :--- | :--- | :--- |
| T1 | $(r 1)+(r 2) \rightarrow r 1$ | 00 | n.s. | ADR r1, r2 |
| T3 | $(r 1)+(\mid r 2)\} \rightarrow r 1$ | 01 | 0 | ADR $\cdot r 1, r 2$ |
| T3 | $(r 1)+\{(r 2)) \rightarrow(r 2)$ | 01 | 1 | ADRS r1, r2 |

Condition register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result $<0$
3 in case of overtlow


## Rumarks:

- When $1 / \mathrm{s}$ - 1 (store), r1 must be $\neq 0$.
- Restricted to system mode if $\mathrm{r} 1=\mathrm{A} 15$.

| AD |
| :--- | :--- |
| ADS | Addition | AD |
| :--- |
| ADS | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label] $\sqcup \mathrm{AD}[\mathrm{S}][\cdot]$ - r1, ml, r2]
The contents of the effective memory address are added to the contents of the register specified by r 1 .
The sum is placed either in the register specified by $r 1$, in which case the load/store must be 0 , or in the effective memory address when the load/ store indicator is 1 .

| Type | Function |  | MO | 1/s | Syntax |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T4 | $(\mathrm{r} 1)+(\mathrm{m})$ | $\rightarrow r 1$ | 10 | 0 | AD | r1,m |
| T4 | $(\mathrm{r} 1)+(\mathrm{m})$ | $\rightarrow \mathrm{m}$ | 10 | 1 | ADS | r1,m |
| T5 | $(\mathrm{r} 1)+(\mathrm{m}$ | $+(r 2) \mid \rightarrow r 1$ | 10 | 0 | AD | r1, m, r2 |
| T5 | $(\mathrm{r} 1)+1 \mathrm{~m}$ | $+(r 2) \mid \rightarrow m+(r 2)$ | 10 | 1 | ADS | r1. m, r2 |
| T6 | $(\mathrm{r} 1)+(\|\mathrm{m}\|)$ | $\rightarrow \mathrm{r} 1$ | 11 | 0 | $A D^{*}$ | r1,m |
| T6 | $(\mathrm{r})\|+(\mid m)\|$ | $\rightarrow(\mathrm{m})$ | 11 | 1 | ADS* | r1.m |
| T7 | $(\mathrm{rl})+11 \mathrm{~m}$ | $+(\mathrm{r} 2) \mathrm{l}) \rightarrow \mathrm{rl}$ | 11 | 0 | $A D^{*}$ | r1, m, r2 |
| T7 | $(\mathrm{rl})+1(\mathrm{~m}$ | $+(r 2))$ ) $(m+(r 2))$ | 11 | 1 | ADS* | r1, m, r2 |

Condition
register:
CR - 0 if result $=0$
1 if result >0
2 if result $<0$
3 in case of overflow
bit


Remarks:

- Restricted to system mode if r1 - A 15 .

| IMR |
| :---: | :---: |
| Increment memory/register | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label]... IMR $\mathbf{H}$ r2
The contents of the effective memory address indicated in the register specified by r 2 (indirect) are increased by one.
Type Function Syntax

T3 ( r 2$) \mathrm{l}+1 \rightarrow(\mathrm{r} 2) \quad$ IMR r2

Condition
register:

$$
\begin{aligned}
& C R= 0 \text { if result }=0 \\
& 1 \text { if result }>0 \\
& 2 \text { if result }<0 \\
& 3 \text { in case of overflow }
\end{aligned}
$$

bit | 0 |
| :---: |
| 0 | 1

IM

This instruction increases by 1 the contents of the effective memory address, after which the value of the effective memory address is replaced by the new value.


Condition register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result $<0$
3 in case of overflow

bit | 0 | 1 | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $M D$ |  | r 2 |  | 1 |

Syntax: [label]-SUK_r3, k -T8
[label] -SUKL-r1, lk - T2
T8 The positive constant $k$ is subtracted from the contents of the register specified in r3. The result is placed in r3.

T2 The positive or negative constant $l k$ is subtracted from the contents of the register specified in r 1 . The result is placed in r .

| Type | Function |
| :--- | :--- |
| T8 | $(r 3)-k \cdots r 3$ |
| $T 2$ | $(r 1)-k \rightarrow r 1$ |

## Syntax

SUK r3,k
SUKL ri,k

Condition
register:

$$
\begin{aligned}
& C R= 0 \text { if result }=0 \\
& 1 \text { if result }>0 \\
& 2 \text { if result }<0 \\
& 3 \text { in case of overflow }
\end{aligned}
$$



| bit |
| :--- | | 0 |
| :---: | 1

Remark:
Restricted to system mode if r1 = A15.

Subtract register/register

Syntax: [label] - SUR [•] ur1, r2
[label] $\sim$ SURS - r1, r2
The contents of the register specified by r2 (direct addressing) or the contents of the memory address indicated in the register specified by r 2 (indirect addressing) are subtracted from the contents of the $\mathbf{1 6}$-bit register specified by rl . The result of this operation is placed:

- (direct addressing) : in the register specifiad by rl
- (indirect addressing): either in the register specified by $\mathrm{rl}(\mathrm{l} / \mathrm{s}=0)$ in the memory address indicated in the register specified by r2 $(1 / s=1)$.

| Type | Function | MD | $1 / s$ | Syntax |
| :--- | :--- | :--- | :--- | :--- |
| T1 | $(r 1)-(r 2) \rightarrow r 1$ | 00 | 0 | SUR r1, r2 |
| T3 | $(r 1)-((r 2)) \rightarrow r 1$ | 01 | 0 | SUR |
| T3 | $r 1, r 2$ |  |  |  |
| T3 | $(r 1)-((r 2)) \rightarrow(r 2)$ | 01 | 1 | SURS r1, r2 |

Condition
register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result $<0$
3 in case of overflow


Remark:

- Whan $1 / s=1$, r1 must be $\neq 0$
* Restricted to system mode if $\mathrm{r} 1=\mathrm{A} 15$.

| SU |
| :--- | :--- |
| SUS | | SU |
| :--- |
| SUS | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: \|abel] $\operatorname{SU[S][\because :山r1,ml,r2]}$
The contents of the effective memory address are subtracted from the con tents of the register specified by r1. The result is placed in the register specified by r 1 , when the lis bit is 0 , or in the effective memory address when li's is 1 .

| Type | Function |  | MD | 1/5 | Synta |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T4 | (r1) - (m) | $\rightarrow \mathrm{rl}$ | 10 | 0 | SU | r1, m |
| T4 | $(r 1)-(m)$ | - m | 10 | 1 | SUS | r1. m |
| T5 | (r1)-(m) | $+(r 21) \cdot r 1$ | 10 | 0 | SU | r1, m, r2 |
| T5 | (ri) - 1 m | $+\|r 2\|\}-m+\mid r 2\}$ | 10 | 1 | SUS | r1, m, r2 |
| T6 | (r1) - $(\|\mathrm{m}\|)$ | $\rightarrow \mathrm{r} 1$ | 11 | 0 | SU* | 1.m |
| T6 | $(\mathrm{r})-(\|m\|)$ | -(m) | 11 | 1 | SUS* | r1. m |
| T7 | (r1)-11m | +(r2) ) $\cdot$ r 1 | 11 | 0 | SU* | r1, m, r2 |
| T7 | (r) - 11 m | $+(2))$ - (m) + (r2) | 11 | 1 | SUS* | r1, m, r2 |

Condition register:


Remark:

- When the lis bit . $1, r 1$ must be $\neq 0$
- Restricted to system mode it r1 = A15.
CWK

Syntax: [label] $C$ CWK -ri,k
The contents of the register specified by r1 are compared with the constant. The result of this comparison is stored in the condition register.

| Type | Function | Syntax |
| :--- | :--- | :--- |
| T2 | (r1) $\cdots \mathrm{lk} \cdot \mathrm{CR}$ | CWK r1, k |

Condition register:

$$
\begin{aligned}
C R=0 & \text { if }(r 1)=1 k \\
1 & \text { if }(r 1)>l k \\
2 & \text { if }(r))<I k
\end{aligned}
$$

bit

| 0 | 1 |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  |  | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 1 |  | $r$ |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

Remark:
Restricted to system mode if r1-A15.

| CWR | Compare word's register/register |
| :---: | :---: | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| PB57M |

Syntax: [label] uCWR [•] чr1, r2
The contents of the 16 -bit register specified by r 1 are compared with the contents of the 16 -bit register specified by r 2 (direct addressing) or with the contents of the memory address held in the register specified by r2 lindirect addressing).
The result of the comparison is stared in the condition register.

| Type | Function | MO | $1 / s$ | Symtgx |
| :--- | :--- | :--- | :--- | :--- |
| T1 | (r1) $(r 2) \rightarrow C R$ | 00 | 0 | CWR r1, r2 |
| T3 | $(r 1) \mapsto((r 2)) \rightarrow C R$ | 01 | 0 | CWR $r 1, r 2$ |

Condition
register:

| bit | 0 | 1 |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 1 | 1 | 0 | 1 |  | r1 |  |  |  |  | r2 |  | 0 |

Remark:
Restricted to system mode if $\mathrm{r} 1=\mathrm{A} 15$.
CW
CW

Syntax: [label] $\operatorname{CWW[*]}$ r1, m [, r2]
The contents of the 16 -bit register specified by r 1 are compared with the contents of the effective memory address which is found in the word following the instruction.
The result of this comparison is stored in the condition register.

| Type | Function | MD | Syntax |  |
| :---: | :---: | :---: | :---: | :---: |
| T4 | $(\mathrm{r} 1) \rightarrow(\mathrm{m}) \quad \rightarrow \mathrm{CR}$ | 10 | CW | 1,m |
| T5 | $(r 1) \cdots(m+(r 2)) \rightarrow C R$ | 10 | CW | r1, m, r2 |
| T6 | $(r 1) \rightarrow((m)) \rightarrow C R$ | 11 | CW* | r1,m |
| T7 | $(r 1) \rightarrow((m)+(r 2))) \rightarrow C R$ | 11 | CW* | r1, m, r2 |

Condition register:
$C R=0$ if $(r 1)=2 n d$ operand 1 if $(r l)>2$ nd operand 2 if $(\mathrm{r} 1)<2$ nd operand
bit

| 0 | 1 |  |  | 4 | 5 | 8 |  | 9 | 10 | 11 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 14 | 15 |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 1 | 0 | 1 |  | $r 1$ | $M D$ | $r 2$ | 0 |  |

Remark:
Restricted to system mode if $\mathbf{r} 1=$ A 15 .

| C 1 |
| :--- |
| C 1 S |

Syntax: [label] $\omega$ C1 [bisr1, m [, r2]
[label] - C1S [•]し $m$ [, r2]

Logic
Complement: One bits in the specified word or register become 0 and vice versa.
The logic complement of the effective memory address replaces either the contents of the $\mathbf{1 6}$-bit register specified by r 1 or the contents of the effective memory address, depending on the state of the $1 / \mathrm{s}$ indicator.

| Type | Function |  | MD | 1/5 | Syrtax |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T4 | (m) | $\rightarrow \mathrm{rl}$ | 10 | 0 | C1 | r1.m |
| T4 | (m) | $\rightarrow \mathrm{m}$ | 10 | 1 | C1S | m |
| T5 | m+(r2) | $\rightarrow \mathrm{r} 1$ | 10 | 0 | Cl | r1, m, r2 |
| T5 | $(m+(r 2))$ | - m + m 2$\rangle$ | 10 | 1 | C1S | m, r2 |
| T6 | $\overline{((m))}$ | - r 1 | 11 | 0 | C1* | r1, m |
| T6 | ( $(\mathrm{m})$ ) | $\rightarrow(\mathrm{m})$ | 11 | 1 | C1s* | m |
| T7 | m+(r2) | $\rightarrow r 1$ | 11 | 0 | $\mathrm{Cl}{ }^{\text {- }}$ | r1, m, r2 |
| T7 | (m + $\mathrm{m}+\mathrm{r} 2)!$ | $\rightarrow(\mathrm{m}+(\mathrm{r}) \mathrm{l})$ | 11 | 1 | C1S' | m, r2 |

Condition
register:
$\begin{array}{rr}\text { CR } & 0 \text { if result } 0 \\ 1 & \text { if result }>0 \\ 2 & \text { if result }<0\end{array}$

| 0 | 1 |  |  |  | 4 |  | 5 |  | 8 | 9 |  | 10 | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 |  |  | 1 | 1 |  |  | r1 |  |  | MD |  |  | r2 |  | 1/5 |

Remark:

- When li's $=0, r 1$ must be $=0$
- Restricted to system mode when rl = A 15 .

| C1R |
| :--- |
| C1RS |

Ores complement register/register

Syntax: $\quad$ (label $]_{\sim} C i R[\cdot]_{1} r 1, r 2$
[label]」C1RS

## Logic

complement: Bits which containged 1 in the specified register become 0 , and vice versa.
The logic complement of the contents of the 16 -bit register specified by $r 2$ (direct addressing) or the contents of the memory address indicated in the register specified by 2 replaces the contents of:

- (direct addressing) : the register specified by rl
- \{indirect addressing): either the register specified by rl (1/s = 0) or the memory address indicated in the register specified by $\mathrm{r} 2(\mathrm{l} / \mathrm{s}=1)$.
If $r$ is not specified, the default value will be $P$.

| Type | Function | MD | $1 / s$ | Syntax |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| T1 | $\overline{(r 2)} \rightarrow r 1$ | 00 | 0 | C1R | r1, r2 |
| T3 | $\frac{(1 r 2) \mid}{(r-r 1}$ | 01 | 0 | C1R | r1, r2 |
| T3 | $\frac{(r 2)}{(r 2)} \rightarrow(r 2)$ | 01 | 1 | C1RS | r2 |

Condition
register:
$C A=0$ if result $=0$
1 if result $>0$
2 if result $<0$

Remark:

- When $1 / s=0, r 1$ must be if: 0
- Restricted to system mode when rl = Al5.

| NGR |
| :---: | :---: |
| NGR | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: llabelluNGR $\cup$ r1, r2
Twos complement.
Zero bits become one and vice versa, +1 .
The twos complement of the contents of the register spucified by r 2 replaces the contents of the register specified by r1.

| Type | Function | Syntax |
| :--- | :--- | :--- |
| T 1 | $0-(\mathrm{r} 2) \rightarrow \mathrm{r} 1$ | NGR $\mathrm{r} 1, \mathrm{r} 2$ |

Condition register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result < 0
3 in case of overflow

bit | 0 | 1 |  | 4 | 5 | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 1 | $r 1$ | 0 | 0 |  | $r 2$ |  | 1 |

Remark:

- r1 must be $\neq 0$
- Restricted to system mode when rl = A15 (not for P851M).

| C2R | Twos complement/register | C2R | $\begin{aligned} & \text { P851M } \\ & \text { P852M } \\ & \text { P856M } \\ & \text { P857M } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |

Syntax: $\quad[$ label] $\sqcup C 2 R \sqcup$ r2
Twos complement.
Zero bits become one and vice versa, +1 .
The twos complement (or negative) of the contents of the effective memory address replaces the old contents of this address.

| Type | Function | Syntax |
| :--- | :--- | :--- |
| T3 | $0-((\mathrm{r} 2)) \rightarrow(\mathrm{r} 2)$ | C2R $\quad \mathrm{r} 2$ |

Condition register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result < 0
3 in case of overflow

| 0 | 1 |  |  | 4 |  | 5 |  |  | 8 | 9 | 10 | 11 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | r2 |  | 1 |

C2

Syntax: [label] ఒC2 [•] um [, r2]
Twos complement.
Zero bits become one and vice versa, +1 .
The twos complement (or negative) of the contents of the effective memory address, indicated by the word following the instruction. replaces the old contents.


Condition
register:

$$
\begin{aligned}
C R= & 0 \text { if result }=0 \\
& 1 \text { if result }>0 \\
& 2 \text { if result }<0 \\
& 3 \text { in case of overflow }
\end{aligned}
$$


CMR

Syntax: $\quad$ [label] $C$ CMR $u$ r2
The contents of the memory address specified in the register specified by r 2 are reset to 0 .

| Type | Function | Syntax |
| :--- | :--- | :--- |
| T3 | $0 \rightarrow(r 2)$ | CMR $\quad$-2 |

Condition
egister:
Unchanged

bit | 0 |
| :---: |
| 0 | 1

| CM |
| :---: | :---: |
| CM | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [labcl]_CM [•] ᄂm 1, r2]
The contents of the effective memory address are reset to 0 .

| Type | Function | MD | Syntax |
| :--- | :--- | :--- | :--- |
| T4 | $0 \rightarrow m$ | 10 | CM $m$ |
| T5 | $0 \rightarrow m+(r 2)$ | 10 | CM |
| T6 | $0 \rightarrow(m)$ | 11 | CM |
| T7 | $0 \rightarrow(m+(r 2))$ | 11 | CM |
| T7 | $0 \rightarrow r 2$ |  |  |

Condition register: Unchanged

| 0 | 1 |  |  |  | 4 | 5 |  |  |  | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 |  |  | 0 | 0 | 0 |  | 0 | 0 | 0 |  | MD |  | r2 |  | 1 |



Syntax: [label]」MUK ulk
The constant lk is multiplied by the constant of register A2. The result of the multiplication is loaded as a 31 -bit product in registers A1 and A2. Bit 0 of A2 is reset to zero. The sign bit of A1 is the sign of the result. Overflow occurs if the result $>2^{30}-1$. In that case the two registers contain only the 30 least significant bits while the sign bit may or may not be correct.

Type Function
T2 (A2) $\times \mathrm{lk} \rightarrow \mathrm{A} 1, \mathrm{~A} 2$

Condition register:

```
CR = O if result = 0
        1 if result>0
        2 if result < 0
        3 in case of overflow
```

| bit | 0 | 1 | 4 | 5 | 8 | 9 | 10 | 11 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| MUR |  |
| :---: | :---: |
| Multiply register/register | P851M <br> P852M <br> P856M <br> P857M |

Syntax: [labal] $\operatorname{MUR[\cdot ]}$ d2
The contents of the register specified by r 2 (direct addressing), or the contents of the memory address indicated in $r 2$ (indirect addressing) are multiplied by the contents of A2. The result is loaded as a 31 -bit product in A1, A2. The most significant bit of A2 is reset to zero. The sign of the product is stored in the sign bit of $A 1$.
Overflow occurs if the result $>2^{30}-1$.
In that case the two registers contain only the 30 least significant bits while the sign bit may or may not be correct.

| Type | Function |  | MD | Syntax |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
| T1 | (A2) $\times(r 2)$ | $\rightarrow A 1, A 2$ | 00 | MUR | r2 |
| T3 | (A2 $\times(\mid r 2\})$ | $-A 1, A 2$ | 01 | MUR | r2 |

Condition
register:

$$
\begin{aligned}
C R= & 0 \text { if result }=0 \\
1 & \text { if result }>0 \\
& 2 \text { if result }<0 \\
& 3 \text { in case of overflow }
\end{aligned}
$$

bit | 0 | 1 | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $M D$ |  | r 2 |  | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |



Syntax: |label]_MU|•・ーml, r2]
The contents of register A2 are multiplied by the contents of the effective memory address. The result of this multiplication is loaded as a 31 -bit product in registers A1. A2. The most significant bit of A2 is reset to zero. The sign of the product is stored in the sign bit of register $A 1$. Overflow occurs if result $>2^{30}-1$.
In that case the two registers contain only the 30 least significant bits while the sign bit may or may not be correct.
Type Function MD Syntax
T4 (A2) $\times(\mathrm{m}) \rightarrow \mathrm{A}, \mathrm{A} 2 \rightarrow 10$ MU $m$
T5 (A2) $\times(m+(r 2)) \cdot A 1, A 2 \quad 10$ MU m.r2
T6 (A2) $\times((m)) \quad \bullet A 1, A 2 \quad 11$ MU* m

T7 $\langle A 2\} \times(1 \mathrm{~m}+(\mathrm{r} 2)) \rightarrow \mathrm{A}, \mathrm{A} 2 \quad 11$ MU• m,r2

Condition
register:
$C R=0$ if result -0
1 if result $>0$
2 if result < 0
3 in case of overflow
bit



Syntax: [labal]uDVKulk
The contents of the registers A1, A2 are divided by the constant lk . The quotient is placed in register $A 2$, the remainder in register $A 1$. Overflow occurs when the quotient exceeds 15 bits. In that case the contents of A1 and A2 are not significant. See also the note under DV on page 3.0.24.

| Type | Function | $O$ | $R$ |
| :--- | :--- | :--- | :--- |
| T2 | $(\mathrm{A} 1, \mathrm{~A} 2) / \mathrm{k}$ | A2 2 | A 1 |

Condition register:
$C R=0$ if $(A 2)=0$
1 if $(A 2)>0$
2 if (A2) < 0
3 in case of overflow
bit

| 0 | 1 | 1 | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| DVR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Divide register/register |
| P851M |
| P852M |
| P856M |
| P857M |

Syntax: [label]」OVRi"]~r2
The contents of the registers A1 and A2 are divided by the contents of r2 (direct addressing), or the contents of the memory address indicated in r2 (indirect addressingl. The quotient is placed in register A2, the remainder in A1.
Ovarflow occurs if thequotient exceeds 15 bits. In that case the contents of $A 1$ and $A 2$ are not significant.
See also the note under DV on page 3.0.24.

| Type | Function | $Q$ | $R$ | MD | Syntax |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| T1 | $(A 1, A 2) /(r 2) \rightarrow A 2$ | $A 1$ | 00 | $D V R$ | $r 2$ |  |
| T3 | $(A 1, A 2) /((r 2)) \rightarrow A 2$ | $A 1$ | 01 | $D V R$ | r2 |  |

Condition
register:
$\begin{aligned} C R= & 0 \text { if }\{A 2\}=0 \\ & 1 \text { if }\{A 2\}>0 \\ & 2 \text { if }\{A 2\}<0 \\ & 3 \text { in case of overflow }\end{aligned}$

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $M D$ |  | $r 2$ |  | 0 |



Syntax: $\quad$ labell $, \operatorname{DV}[\cdot]_{1}, \mathrm{~m}[, \mathrm{r} 2]$
The contents of the registers $A 1$ and $A 2$ are divided by the contents of the effective memory address. The quotient is placed in register A2. The remainder in register A1.
The sign of the remainder is equal to the original sign of A1, A2, except when the remainder is equal to zero (always positive).
Overflow occurs when the quotient exceeds 15 bits. In that case the contents of A1 and A2 are destroyed except when the division is equal to zero.

| Type | Function | 0 | $R$ | MD | Syntax |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T4 | (A1, A2) / (m) | $\rightarrow \mathrm{A} 2$ | Al | 10 | DV m |
| T5 | $(A 1, A 2) /(m+(r 2))$ | - A2 | A1 | 10 | DV m.r2 |
| T6 | (A1, A2) / ( m ) ) | - A2 | A1 | 11 | OV* m |
| T7 | $\|A 1, A 2\| /(\mid m+(r 2))\}$ | $\rightarrow$ A2 | A1 | 11 | DV* m, r2 |

Condition register:

$$
\begin{aligned}
& C R= 0 \text { if }(A 2)=0 \\
& 1 \text { it }(A 2)=0 \\
& 2 \text { if }(A 2)<0 \\
& 3 \text { in case of overflow }
\end{aligned}
$$



Nore:
An erroneous result is given when the most significant word of the dividend is equal to the twas complement of the divisor.

| DAK $\quad$ Double add with constant $\quad$ DAK $\quad$P851M <br> P852M <br> P856M <br> P857M |
| :--- |

Syntax: [label]」DAK $-\mathrm{Ik}_{1}, \mathrm{Ik}_{2}$
A constant consisting of 32 bits (bit 0 of first word is sign bit; bit 0 of second word is not used) is added to the contents of registers A1 and A2. The sum is placed in A1, A2. Bit 0 of $A 2$ is set to zero. Bit 0 of $A 1$ is the sign bit.

Type Function
T2 $\quad \mathrm{k} 1, \mathrm{lk} 2+(\mathrm{A} 1, \mathrm{~A} 2) \rightarrow \mathrm{A} 1, \mathrm{~A} 2$

Condition
register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result $<0$
3 in case of overflow
bit $\begin{array}{lllllllllll}0 & 1 & 4 & 5 & 8 & 9 & 10 & 11 & 14 & 15\end{array}$

| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Syntax: [label]-DAR[•]」r2
The contents of two consecutive registers, the first one specified in r2 (direct addressing), or the contents of two consecutive words. The address of the first one being indicated in r 2 (indirect addressing) are added to the contents of A1 and A2. Bit 0 of A2 is set to zero. The sign bit of the result is the sign bit of $A 1$.

| Tvpe | Function | PAD | Suntax |  |
| :--- | :--- | :--- | :--- | :--- |
| T1 | $(r 2, r 2+1)+(A 1, A 2)$ | $\rightarrow A 1, A 2$ | 00 | $D A R$ |
| T3 2 |  |  |  |  |
| $T 3$ | $((r 2),(r 2)+2)+(A 1, A 2) \rightarrow A 1, A 2$ | 01 | $D A R * r 2$ |  |

Condition
register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result < 0
3 in case of overflow

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 | 14 |  | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | MD |  | r2 |  | 0 |

Syntax: |label|~DA[•]_mi, r2]
The contents of the effective memory address and the contents of the effective memory address +2 are added to the contents of the registers A1 and A2. The sum is placed in those registers.
The sign bit in A2 is set to zero. The sign bit of the parameters and result is the sign bit of $A 1$.

| Type | Function |  | MD Syntax |
| :--- | :--- | :--- | :--- |
| T4 | $(m, m+2)+(A 1, A 2)$ | $\rightarrow A 1, A 2$ | 10 |
| T5 | $(m+(r 2), m+(r 2)+2)+(A 1, A 2)$ | $\rightarrow A 1, A 2$ | 10 |
| DA $m, r 2$ |  |  |  |
| T6 | $((m),(m)+2)+(A 1, A 2)$ | $\rightarrow A 1, A 2$ | 11 |
| T7 | $((m+(r 2)),(m+(r 2)+2))+(A 1, A 2) \rightarrow A 1, A 2$ | 11 | $D A \cdot m, r 2$ |

Condition
register:
$C R=0$ if result $=0$
1 if result $>0$
2 if resule < 0
3 in case of overflow

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 1 | 14 |  | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $M D$ |  | r 2 |  | 0 |



Syntax: [label]. DSK $-k_{1}, k_{2}$
A constant consisting of 32 bits (bit 0 of first word is sign bit; bit 0 of second word is not used) is subtracted from the contents of registers A1, A2. The result is placed in A1, A2. Bit 0 of A2 is set to zero. Bit 0 of $A 1$ is the sign bit.

Type Function
T2 (A1, A2) - |k $1, k 2 \rightarrow A 1, A 2$

Condition register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result $<0$
3 in case of overflow
bit

| 0 | 1 |  | 4 | 5 |  | 8 | 8 | 9 | 10 | 11 |  |  | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |



Syntax: [label]-DSR[•] r2
The contents of two consecutive registers, the first one being specified in r2 (direct addressingl), or the contents of two consecutive words, the address of the first one being indicated in $r 2$ (indirect addressing) are subtracted from the contents of the registers A1 and A2. Bit O of A2 is reset to zero. Bit 0 of $A 1$ is the sign bit.

| Tyoe | Function | MD | Syntax |  |
| :--- | :--- | :--- | :--- | :--- |
| T1 | $(\mathrm{A} 1, \mathrm{~A} 2)-(\mathrm{r} 2, r 2+1)$ | $\rightarrow \mathrm{A} 1, \mathrm{~A} 2$ | 00 | DSR $r 2$ |
| T3 | $(\mathrm{A} 1, \mathrm{~A} 2)-(\{\mathrm{r} 2),(\mathrm{r} 2+1)) \rightarrow \mathrm{A} 1, \mathrm{~A} 2$ | 01 | DSR | r 2 |

Condition egister:

CR - 0 if result $=0$
1 if result>0
2 if result < 0
3 in case of overilow
bit $\begin{array}{lllllllllll}0 & 1 & 4 & 5 & 8 & 9 & 10 & 11 & 14 & 15\end{array}$

| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $M D$ | $r 2$ | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Syntax: [label]- OS[•1~ml, r2]
The contents of the effective memory address and the contents of the effective memory address +2 are subtracted from the contents of the registers A1 and A2. The result is placed in A1, A2. The sign bit in A2 is set to zero.
The sign bit of the parameters and the result is the sign bit of register A1.

| Type | Function | MD | Syntax |
| :--- | :--- | :--- | :--- |
| T4 | $(A 1, A 2)-(m, m+2)$ | $\rightarrow A 1, A 2$ | 10 |
| T5 | $(A 1, A 2)-(m+(r 2), m+(r 2)+2) \rightarrow A 1, A 2$ | 10 | DS $m, r 2$ |
| T6 | $(A 1, A 2)-((m),(m)+2)$ | $\rightarrow$ A1, A2 | 11 |
| T7 | DS | $m$ |  |
| (A1, A2 $)-((m+(r 2)),(m+(r 2))+2) \rightarrow A 1, A 2$ | 11 | DS | $m, r 2$ |

Condition register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result < 0
3 in case of overflow
bit

| 0 | 1 | 1 | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | $M D$ |  | r 2 |  | 0 |

Syntax: [labell」 FFL
The contents of the registers A1, and A2, being a double precision integer, are sent to the Floating Point Processor where the integer is converted into a floating point operand. The result is stored in three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor.

Type Function
T1 $\{$ A1), $(A 2\} \rightarrow$ F.P. operand $\rightarrow$ FPA1, FPA2, FPA3

Condition register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result $<0$

bit | 0 | 1 |  | 4 | 5 |  |  | 8 | 9 | 10 | 11 |  |  | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The floating point uperand contained in three accumulators FPA1, FPA2 and FPA3, situated on the Floating Point Processor, is converted into a double precision integer. The rosult is placed in the registers A1 and A2. During this operation the number may be truncated (loss of least signifi. cant bits).
An overflow occurs if the integer is greater than $2^{30}-1$ or smaller than $-2^{\text {wo }}$. An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3.

```
Type Function
T1 {FPA1, FPA2, FPA3) }->\mathrm{ integer }->\mathrm{ A1, A2
```

Condition
register:

```
CR = O if result =0
        1 if result > 0
        2 it result < 0
        3 abmormal condition:
            - arithmetic overflow (exponent > 30)
```

bit | 0 | 1 |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  |  | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

The floating point operand contained in three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor, is added to the floating point operand present in three consecutive memory locations. The first memory location is indicated by r2. The result is placed either in FPA1, FPA2 and FPA3 or in three consecutive memory locations, depending on the state of the $\mathrm{l} / \mathrm{s}$ indicator.
An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3 .

## Type Function

T3 (FPA1,FPA2,FPA3) + $(\{r 2)\},((r 2)+2),((r 2)+4\} \rightarrow$ FPA1,FPA2,FPA3
T3S (FPA 1,FPA2,FPA3) + ((r2)),((r2)+2),((r2)+4) $\rightarrow(\mathrm{r} 2),(\mathrm{r} 2)+2,(\mathrm{r} 2)+4$
Type 1/s Syntax
T3 0 FADR r2
T3S 1 FADRS r2

Condition
register:

$$
\begin{aligned}
\text { CR }=0 & \text { if result }-0 \\
& \text { if result }>0 \\
2 & \text { if result }<0 \\
& 3 \text { abnormal conditions: } \\
& \text { - unnormalized operand (operation aborted) } \\
& \text { - arithmetic overflow (result exponent }>\text { or }=2^{15} \text { ) } \\
& \text { - arithmetic underflow (result exponent }<-2^{\text {ts }} \text { ) }
\end{aligned}
$$

bit

| 0 | 1 |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  | $\mathbf{r 2}$ |  | $1 / s$ |

$\square$

Syntax: [label]_ $F A D[S][\cdot] \cup m l, ~ r 2]$
The floating point operand contained in the floating point accumulators FPA1, FPA2, FPA3 on the Floating Point Processor, is added to the floating point operand contained in three consecutive memory locations, the first one being indicated by the effective memory address. The sum is placed either in accumulators FPA1, FPA2 and FPA3 or in three consecutive memory locations pointed to by the effective memory address, depending on the state of the I/s indicator.
An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3 .

## Trope function

T4 (FPA1,FPA2,FPA3) + $(m),(m+2),(m+4) \cdots$ FPA1,FPA2,FPA3
T4S (FPA1,FPA2,FPA3) $+(m),(m+2),(m+4) \rightarrow m, m+2, m+4$
T5 (FPA1,FPA2,FPA3 $)+(m+(r 2)),(m+(r 2)+2),(m+(r 2)+4) \rightarrow$
$\rightarrow$ FPA1,FPA2,FPA3
T5S (FPA1,FPA2,FPA3) + (m+(r2)),(m+(r2)+2),(m+(r2)+4) $\rightarrow$ $\rightarrow m+(r 2), m+(r 2)+2, m+(r 2)+4$
T6 (FPA $1, F P A 2, F P A 3)+(\{m)\rangle,((m+2)\rangle,((m+4)) \rightarrow$ FPA $1, F P A 2, F P A 3$
T6S (FPA1,FPA2,FPA3) + ((m)) $((m+2)),((m+4))-(m),(m+2),(m+4)$
T7 (FPA1,FPA2,FPA3) $+((m+(r 2))),((m+(r 2)+2)),((m+(r 2)+4)) \rightarrow$
$\rightarrow$ FPA1,FPA2.FPA3
T7S $\quad$ FPA1,FPA2.FPA3 $\}+\{(m+(r 2) \mid),((m+(r 2)+2\}),(\{m+\{r 2)+4)\} \rightarrow$ $\rightarrow(m+(r 2)),(m+(r 2)+2),(m+(r 2)+4)$

| Type | MD | $1 / s$ | Syntax |  |
| :--- | :--- | :--- | :--- | :--- |
| T4 | 10 | 0 | FAD | m |
| T4S | 10 | 1 | FADS | m |
| T5 | 10 | 0 | FAD | $\mathrm{m}, \mathrm{r} 2$ |
| T5S | 10 | 1 | FADS | $\mathrm{m}, \mathrm{r} 2$ |
| T6 | 11 | 0 | FAD | m |
| T6S | 11 | 1 | FADS | m |
| T7 | 11 | 0 | FAD | $\mathrm{m}, \mathrm{r} 2$ |
| T7S | 11 | 1 | FADS ${ }^{\prime \prime} \mathrm{m}, \mathrm{r} 2$ |  |

Condition register.

```
CR = 0 if result =0
    1 if result>0
    2 if result < 0
    3 abnormal condition:
            - unnormalized operand (operation aborted)
            - arithmetic overflow (result exponent >or = 2'8)
            - arithmetic underflow (result exponent < -2")
```

                biт
    | 0 | 1 |  |  | 4 | 5 |  |  | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | MD |  | r 2 |  | $1 / 5$ |  |

Syntax: [label] $\operatorname{FSUR}[\mathrm{S}]$ - r2
The floating point operand contained in three consecutive memory locations, the first one being specified by r2, is subtracted from the floating point operand in the three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor. The result is placed either in FPA1. FPA2, FPA3 or in three consecutive memory locations, depending on the state of the $\mathrm{I} / \mathrm{s}$ indicator.
An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3.

## Type Function

T3 (FPA1,FPA2,FPA3)-((r2)),((r2) + 2), ((r2) + 4) $\rightarrow$ FPA1,FPA2,FPA3
T3S (FPA1,FPA2,FPA3)-( $($ r2) $),((r 2)+2),(\{r 2)+4) \rightarrow(r 2),(r 2)+2,(r 2)+4$
Type 1/s Syntax
T3 0 FSUR r2
T3S 1 FSURS r2

Condition
register:

```
CR = 0 if result = 0
1 if result \(>0\)
2 if result < 0
3 abnormal condition:
- unnormalized operand (operation aborted)
- arithmetic overflow (result exponent \(>\) or \(=2^{15}\) )
- arithmetic underflow (result exponent \(<-2^{19}\) )
```

bit

| 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |  | 12 |  | $1 / s$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Syntax: [label]-FSU|S][•]uml, r2]
The floating point operand contained in three consecutive memory locations, the first of which is specified by the effective memory address, is subtracted from the floating point operand present in three accumuLators FPA1, FPA2 and FPA3 on the Floating Point Processor. The result is placed either in FPA 1, FPA2 and FPA3 or in three consecutive memory locations pointed to by the effective memory address, depending on the state of the $1 / \mathrm{s}$ indicator. An interrupt is generated by the Floating Point Processor when an abnormal condition occurs.

Type Function
T4 (FPA1,FPA2,FPA3 $-(m), 1 m+2)(m+4) \rightarrow$ FPA1,FPA2,FPA3
T4S |FPA1,FPA2,FPA31-(m). $1 m+2),(m+4) \rightarrow m, m+2, m+4$
T5 (FPA1,FPA2,FPA3) $-(m+(r 2)),(m+(r 2)+2),(m+(r 2)+4) \rightarrow$
$\rightarrow$ FPA $1, F P A 2, F P A 3$
T5S (FPA1,FPA2,FPA3 $)-(m+(r 2) \mid,(m+(r 2)+2),(m+\mid r 2)+4) \rightarrow$ $\rightarrow m+(r 2), m+(r 2)+2, m+(r 2)+4$
T6 (FPA 1,FPA2,FPA3) - $((m)),((m+2)),((m+4)) \cdot$ FPA1,FPA2,FPA3
T6S (FPA1,FPA2,FPA3) - $((m)),((m+2)),((m+4)) \rightarrow(m),(m+2),(m+4)$
T7 (FPA1,FPA2,FPA3) $-(\{m+(r 2))),\{(m+(r 2)+2)\},((m+(r 2)+4)) \rightarrow$
$\rightarrow$ FPA1,FPA2,FPA3
T7S $\quad$ (FPA1,FPA2,FPA3 $)-(\{m+(r 2) \mid),\{(m+(r 2)+2\}),(\{m+(r 2)+4)\} \rightarrow$ $\rightarrow(m+(r 2)),(m+(r 2)+2),(m+(r 2)+4)$

| Type | MD | l's | Syntax |  |
| :---: | :---: | :---: | :---: | :---: |
| T4 | 10 | 0 | FSU | m |
| T4S | 10 | 1 | FSUS | m |
| T5 | 10 | 0 | FSU | m, r2 |
| T5S | 10 | 1 | FSUS | m, r2 |
| T6 | 11 | 0 | FSU* | m |
| T6S | 11 | 1 | FSUS* | m |
| T7 | 11 | 0 | FSU* | m, r2 |
| T7S | 11 | 1 | FSUS ${ }^{\text {c }}$ | m, r2 |

Condition register:

```
CA = 0 if result = 0
    1 if result>0
    2 if result < 0
    3 abnormal condition:
            - unnormalized operand (operation aborted)
            - arithmetic overflow (result exponent >- or =2's)
            - arithmeric underflow {result exponent < -2's)
```



Syntax: [label]... FMUR[S]ur2
The floating point operand contained in the floating point accumulators FPA1, FPA2, FPA3 is multiplied by the floating point operand present in three consecutive memory locations, the first one being indicated in r2. The result is placed either in FPA1, FPA2, FPA3 or in three consecutive memory locations, pointed at by r 2 . depending on the state of the lis indicator.
An interrugt is generated by the Floating Point Processor when an abnor. mal condition occurs. CR is set to 3.

## Type Furnction

T3 (FPA1,FPA2,FPA3) $\times((\mathrm{r})),((\mathrm{r} 2)+2),((\mathrm{r} 2)+4 \mid \rightarrow$ FPA1,FPA2,FPA3
T3S (FPA1,FPA2,FPA3 $) \times((r 2)),(\mid r 2)+2\},\{(r 2)+4 \mid \cdot(r 2),(r 2)+2,(r 2)+4$
Type 1/s Syritax

| T3 | 0 | FMUR | r2 |
| :--- | :--- | :--- | :--- |
| T3S | 1 | FMURS | r2 |

Condition register.

$$
\begin{aligned}
C R= & 0 \text { if result }=0 \\
1 & \text { if result }>0 \\
& 2 \text { if result }<0 \\
& 3 \text { abnormal condition: }
\end{aligned}
$$

- unnormalized operand (operation aborted)
- arithmetic overflow (result exponent > or - $2^{15}$ )
- arithmetic underflow \{resuk exponent < - $2^{1 \%}$ )
bit

| 0 | 1 |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |  | $r 2$ |  | $1 / s$ |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Syntax: \|label]_ $\operatorname{FMU}[S|\mid \cdot] \ldots$ ml, r2]
The floating point operand contained in the floating point processor accumulators FPA 1, FPA2, FPA3, is multiplied by the floating point operand present in three consecutive memory locations, the first of which is indicated by the effective memory address. The result is placed either in FPA1, FPA2 and FPA3 or in three consecutive memory locations, pointed at by the effective mernory address, depending on the state of the $\mathrm{l} / \mathrm{s}$ indicator.
An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3.

Type Function
T4 (FPA1,FPA2,FPA3) $\times(m) .\{m+21.1 m+4) \rightarrow$ FPA1,FPA2,FPA3
T4S (FPA1,FPA2,FPA3) $\times(m),(m+2),(m+4) \cdots m, m+2, m+4$
T5 (FPA1,FPA2,FPA3) $\times(m+(r 2)), 1 m+(r 2)+21,(m+(r 2)+4) \rightarrow$ $\rightarrow$ FPA1,FPA2,FPA3
T5S (FPA1,FPA2,FPA3) $\times(m+(r 2)),(m+(r 2)+2),(m+(r 2)+4) \cdots$ $\rightarrow m+(r 2), m+(r 2)+2, m+(r 2)+4$
T6 (FPA1,FPA2,FPA3) $\times\{(m)\},(\{m+2)),((m+4)\} \rightarrow$ FPA1,FPA2,FPA3
T6S $\quad$ FFPA $1, F P A 2, F P A 3) \times(\{m\rangle),\{(m+2)\},(\{m+4)\} \rightarrow(m),(m+2),(m+4)$
T7 $\quad$ FPA1.FPA2,FPA3 $) \times(\{m+\{r 2) \mid),((m+(r 2)+2)\},((m+\{r 2)+4)\} \rightarrow$ -•FPA1,FPA2,FPA3
T7S $\{F P A 1, F P A 2, F P A 3\} \times(\mid m+\{r 2\})),((m+(r 2)+2) \mid,(\{m+(r 2)+4 \mid\} \rightarrow$

$$
\rightarrow(m+(r 2)),(m+\mid r 2)+2\},(m)+(r 2) \div 4)
$$

| Type | MD | l/s | Symirax |  |
| :--- | :--- | :--- | :--- | :--- |
| T4 | 10 | 0 | FMU | m |
| T4S | 10 | 1 | FMUS | m |
| T5 | 10 | 0 | FMU | $\mathrm{m}, \mathrm{r} 2$ |
| T5S | 10 | 1 | FMUS | $\mathrm{m}, \mathrm{r} 2$ |
| T6 | 11 | 0 | FMU | m |
| TGS | 11 | 1 | FMUS | m |
| T7 | 11 | 0 | FMU | $\mathrm{m}, \mathrm{r} 2$ |
| T7S | 11 | 1 | FMUS ${ }^{\circ} \mathrm{m}, \mathrm{r} 2$ |  |

Condition register:


Syntax: [label]」FDVR[S]」r2
The floating point operand contaned in the floating point processor accumulators FPA1, FPA2, FPA2, is divided by the floating point operand present in three consecutive memory locations, the first of which is indicated by r 2 .
The quotient is placed either in FPA1, FPA2, FPA3 or in three consecutive memory locations, pointed at by $r 2$, depending on the state of the lis indicator.
An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3 .

Tvpe Function
T3 (FPA1, FPA2,FPA3) / ( $(\mathrm{r} 2\}),((r 2)+2),((r 2)+4) \rightarrow$ FPA1,FPA2,FPA3
T3S (FPA1, FPA2,FPA3)/( $(\mathrm{r} 2)\},(\langle r 2)+2),((r 2)+4) \cdot(r 2),(r 2)+2,(r 2)+4$
Type l's Syntax
T3 0 FDVR r2
T3S 1 FDVRS r2

Condition register:


The floating point operand contained in the floating point processor accumulators FPA 1, FPA2, FPA3, is divided by the floating point operand present in three consecutive memory locations, the first one being pointed at by the effective memory address. The result is placed either in FPA 1,FPA2, FPA3 or in the three consecutive memory locations pointed at by the effective memory address, depending on the state of the lis indicator.
An interrupt is generated by the Floating Point Processor when an abnormal condition occurs. CR is set to 3 .

## Type Function

T4 (FPA1,FPA2,FPA3) :( m$).\{\mathrm{m}+21.1 \mathrm{~m}+4$ ) •FPA1,FPA2,FPA3
T4S (FPA1,FPA2,FPA3) $i(m),(m+2),(m+4) \rightarrow m, m+2, m+4$
T5 (FPA1,FPA2,FPA3) $((m+\{r 2)), 1 m+(r 2)+2) .(m+(r 2)+4)$..

- FPA1,FPA2,FPA3

T5S (FPA1,FPA2,FPA3) : $|m+(r 2)|, 1 m+(r 2)+2) .(m+(r 2)+4) \rightarrow$
$\rightarrow m+(r 2), m+(r 2)+2, m+(r 2)+4$.
T6 (FPA1,FPA2,FPA3) /((m)), $(m+2), 1(m+4)) \rightarrow$ FPA1,FPA2,FPA3
T6S (FPA1,FPA2.FPA3 $)(\{(m)\rangle,(1 m+2)\rangle,\{(m+4)) \cdots(m),(m+2\rangle,(m+4)$
T7 (FPA1,FPA2,FPA3 ${ }^{\prime}(\mid(\mathrm{m}+\{\mathrm{r} 2 \mid) \mid, 1(\mathrm{~m}+|\mathrm{r} 2|+21),((\mathrm{m}+(\mathrm{r} 2)+4)) \cdot$ $\rightarrow$ FPA1,FPA2,FPA3
T7S $\quad$ FPPA1.FPA2.FPA3 $; /(\{m+\{r 2 \mid) \mid,((m+(r 2\}+2)),((m+(r 2)+4)) \rightarrow$
$\cdot|m+|r 2|),(m+\{r 2\}+2),(m+(r 2)+4)$
Trae MD lis Symax

| T4 | 10 | 0 | FDV | m |
| :--- | :--- | :--- | :--- | :--- |
| T4S | 10 | 1 | FDVS | m |
| T5 | 10 | 0 | FDV | $\mathrm{m}, \mathrm{r} 2$ |
| T5S | 10 | 1 | FDVS | $\mathrm{m}, \mathrm{r} 2$ |
| T6 | 11 | 0 | FDV | m |
| T6S | 11 | 1 | FDVS | m |
| T7 | 11 | 0 | FDV | $\mathrm{m}, \mathrm{r} 2$ |
| T7S | 11 | 1 | FDVS | $\mathrm{m}, \mathrm{r} 2$ |

Condition register:

```
CR = 0 if result - 0
    1 if result>0
    2 if result < 0
    3 abnormal condition:
            - unnormalized operand (operation aborted)
            - arithmetic overflow (result exponent: or = 2'9)
            - arithmetic underflow {resule exponent < -2's)
            - Divisor - 0
```

hit

| 0 | 1 |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | MD | 12 |  | lis |  |

Logical AND with constant

| ANK |
| :--- |
| ANKL |

Syntax：［label］」ANK ur3，k－T8 ［labellu ANKL－r1，lk－T2

Logical product

| Bit in r3 or $\mathbf{r} 1$ | Bit in $k$ or lk | Logical product |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

T8 The logical product of $k$ and the contents of bits 8－15 of the register specified by r3 is placed in bits 8－15 of r3． Bits 0－7 of this register are set to 0 ．
T2 The logical product of lk and the contents of the register specified by $r 1$ is placed in $r 1$ ．

| Type | Function |  | Syntax |  |
| :---: | :---: | :---: | :---: | :---: |
| T8 | $(\mathrm{r})_{\mathrm{s}, 1 \mathrm{~s}} \mathrm{~A} \mathrm{k} \rightarrow \mathrm{r} 3_{3.15}$ | $0 \rightarrow r 3_{0 . T}$ | ANK | r3，k |
| T2 | （ri）$八$ 成 $\rightarrow$ rl |  | ANKL | r1， k |

Condition register：
$C R=0$ if result $=0$
1 if result $>0$
2 if result $<0$


| bit | 0 | 1 |  |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T2 | 1 | 0 | 1 |  | 0 | 0 |  | r1 |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

Remark：
－If T8，r3 must be $\neq 0$ ．If T2，r1 must be $\neq 0$ ．
－Restricted to system mode if r1－A15．

| ANR ANRS | Logical AND register/register | ANR ANRS | $\begin{aligned} & \text { P851M } \\ & \text { P852M } \\ & \text { P856M } \\ & \text { P857M } \end{aligned}$ |
| :---: | :---: | :---: | :---: |

Syntax: [label]_ ANR [•]-r1.r2 [label]_ ANRS - r1, r2

Logical product

| Bit in r1 | Bit in 2nd operand | Logical product |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

The logical product of the contents of the register r 1 and the contents of the register specified by r2 (direct addressing) or the contents of the memory address indicated in the register specified by r 2 lindirect addressingl is stored in:

- (direct adidressing) : register specified by rl
- (indirect addressing): either in register specified by $\mathbf{r} 11 / / s=0$ ) or in the memory address indicated in the register specified by r2 (1/s - 1 ).

| Type | Function | MO | $1 / s$ | Syntsx |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| T1 | $(r 1) \therefore(r 2)-r 1$ | 00 | 0 | ANR | $r 1, r 2$ |
| T3 | $(r 1) \therefore((r 2))-r 1$ | 01 | 0 | ANR | $r 1, r 2$ |
| T3 | $(r 1) \therefore((r 2))-\{r 2\}$ | 01 | 1 | ANRS | $r 1, r 2$ |

Condition register:

| $C R=$ | if result $=0$ |
| ---: | :--- |
| 1 | if result $\geq 0$ |
| 2 | if result $<0$ |

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 | 14 | 15 |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 0 | 0 | 0 | $r 1$ | $M D$ | $r 2$ | $1 / s$ |  |  |

Remark:

- If T , then r1 must be $\neq 0$. If T 3 , and $\mathrm{l} / \mathrm{s} \neq 0$ then r1 must be $\neq 0$.
- Restricted to system mode if r1 = A15.

| AN ANS | Logical AND | AN ANS | $\begin{aligned} & \hline \text { P851M } \\ & \text { P852M } \\ & \text { P856M } \\ & \text { P857M } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |

Syntax: $\quad$ |labal] $A$ AN[S][•]」r1, ml, r2]
Logical product

| Bit in r1 | Bit in 2nd operand | Logical product |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

The logical product of the contents of the effective mernory address and the contents of the register specified by r 1 , is placed in this register, when the $\mathrm{I} / \mathrm{s}$ indicator 0 , or in the effective memory address, when $\mathrm{l} / \mathrm{s}$ is $\mathbf{1}$.

| Type | Function |  | MO | I/s | Symax |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T4 | (r1) $\wedge$ ( m ) | $\rightarrow{ }^{-r}$ | 10 | 0 | AN | r1,m |
| T4 | (r1) $\wedge$ (m) | - m | 10 | 1 | ANS | r1, m |
| T5 | \|ri| Al (m | $+(\mathrm{r}) \mathrm{l}) \rightarrow \mathrm{r}$ | 10 | 0 | AN | r1, m, r2 |
| T5 | (r1) A1m | $+(r 2)) \rightarrow m+(r 21$ | 10 | 1 | ANS | r1, m, r2 |
| T6 | (ri) $\times(\|m\rangle\}$ | - 11 | 11 | 0 | AN* | r1,m |
| T6 | (r1) $\times(1 m)$ ) | $\rightarrow(m)$ | 11 | 1 | ANS* | r1, m |
| T7 | \|ril $\times 1 / \mathrm{m}$ | $+(\mathrm{r} 2) \mathrm{)}) \rightarrow \mathrm{r} 1$ | 11 | 0 | AN* | r1, m, r2 |
| T7 | \|r1) Al (m) | + (r2) $)$ ) $\rightarrow(m+(r 2))$ | 11 | 1 | ANS* | r1, m, r2 |

Condition
register:
$\mathrm{CR}=0$ if logical product $=0$
1 if logical product>0 2 if logical product < 0
bit

| 0 | 1 |  | 4 | 5 | 8 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 0 | 0 |  | r 1 | MD | r | 10 | 11 |

Remark:

- If l/s - 0 then r1 must be $\neq 0$.
- Restricted to system mode if r1 = A 15.

Syntax: [label]-ORK -r3,k - T8

$$
\text { [label] ORKL }-\mathrm{r} 1, \mathrm{lk} \quad-\mathrm{T} 2
$$

Logical union:

| Bit in r3 or rl | Bit in $\mathbf{k}$ or $\mathbf{l k}$ | Logical union |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

T8 A logical OR is performed on the contents of bits 8-15 of the register specified by r 3 and the value of the constant $k$.
The result is placed in bits $8-15$ of the registar specified by 13 . Bits $0-7$ of this register are set to zero.
T2 A logical OR is performed on the contents of the register specified by 1 and the value of the constant lk . The result of this operation is placed in the register specified by r 1 .

Type Function Syntax
T8 $\quad(r 3)_{2-1 s} \forall k \rightarrow r 3_{2-1:} \quad r 3_{0-n} \quad$ unchanged ORK $r 3, k$
T2 ( $\mathbf{r} 1$ ) $\forall \mathrm{lk} \rightarrow \mathrm{r} 1 \quad$ ORKL 1 1, $k$
Condition
register:

$$
\begin{aligned}
C R= & 0 \text { if result }=0 \\
& 1 \text { if result }>0 \\
& 2 \text { if result }<0
\end{aligned}
$$

bit

> T8

| 0 | 1 |  | 4 | 5 | 7 | 8 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 1 | r3 | $k$ |  |


| bit | 0 | 1 |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T2 | 1 | 0 | 1 | 0 | 1 |  | $r 1$ |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

Remark:

- If I's = 0 then ri must be $\neq 0$.
- Restricted to system mode if r1-A15.

```
Syntax: [label]_ORR | | | - r1, r2
    [label|~ORRS _ r1, r2
```

Logical union:

| Bit in r 1 | Bit in 2nd operand | Logical union |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

The logical OR of the contents of the 16 -bit register specified by $r 1$ and the contents of the 16 -bit register specified by r 2 (direct addressing) or the contents of the memory address indicated by the register specified by r 2 iindirect instruction) is placed:

- (direct addressing) : in the register specified by rl
- (indirect addressing): either in the register specified by rl (l/s=0) or in the memory address indicated in the register specified by 2 2 $1 / s=11$.

| Type | Finction | $M D$ | $1 / s$ | Syntax |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| T1 | (r1) $\vee(r 2) \rightarrow r 1$ | 00 | 0 | ORR | $1, r 2$ |
| T3 | (r1) $v(\mid r 2)-r 1$ | 01 | 0 | ORR | $r 1, r 2$ |
| T3 | $\{r 1) \vee(\mid r 2))-(r 2)$ | 01 | 1 | ORRS | $r 1, r 2$ |

Condition register:

| $C R=$ | 0 if result $=$ |
| ---: | :--- |
|  | 1 if rosult $>0$ |
|  | 2 if result $<0$ |


|  | 0 | 1 |  |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | $14 \quad 15$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit | 1 | 0 |  | 1 | 0 | 1 |  | 11 |  |  | MD |  | r2 |  | 1/s |

Remark:

- If $\mathrm{l} / \mathrm{s}=0$ then r 1 must be $\neq 0$.
- Restricted to system mode if r1-A15.

| OR |
| :--- |
| ORS |

Syntax: [labell_OR[S]|•]_r1,m[,r2]
Logical union:

| Bit in $r 1$ | Bit in 2nd operand | Logical union |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

The logical OR of the contents of the effective memory address and the contents of the register specified by $r 1$ is placed either in the r 1 register, when $\mathrm{l} / \mathrm{s}$ bit $=0$, or in the effective memory address, when $\mathrm{I} / \mathrm{s}$ bit $=1$.


Condition register:

$$
\begin{aligned}
& \text { CR }-0 \text { if result }=0 \\
& 1 \text { if result }>0 \\
& 2 \text { if result }<0
\end{aligned}
$$



Remark:

- 11 must be $\neq 0$.
- Restricted to systern mode il ri = A15.

Syntax: $\quad$ llabell-XRK - r3, $k \quad-T 8$ [labell_XRKL-r1, lk -T2

Exclusive OR:

| Bit in r 3 or $r 1$ | Bit in $k$ or k | Exclusive OR |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

T8 The exclusive OR on the contents of bits 8-15 of the register specified by $r 3$ and the value of $k$ is placed in the register specified by r3.
Bits $0-7$ of this register remain unchanged.
T2 The exclusive OR on the contents of the register specified by 1 and $\mathbf{l k}$ is placed in the register specified by rl .

| Type | Function |  |  | Syntax |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T8 |  | r30.9 | unchanged | XRK | r3, k |
| T2 | (r1) $\quad \forall \mathrm{lk} \rightarrow \mathrm{rl}$ |  |  | XRK | r1, k |

Condition register:

$$
\begin{array}{r}
C R=0 \text { if result }-0 \\
1 \text { if result }>0 \\
2 \text { if result }<0
\end{array}
$$



Remark:

- r1 and r3 must be $\downarrow 0$.
- Restricted to system mode if r1 = A15.

Syntax: [label]_XR[S][^]」r1,m[,r2]
Exclusive OR:

| Bit in r1 | Bit in 2nd operand | Exclusive OR |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

The exclusive OR of the contents of the effective memory address and the contents of the register specified by rl is placed either in the register specified by rl , when the $\mathrm{l} / \mathrm{s}$ bit $=\mathbf{0}$ or in the effective memory address, when $\mathrm{I} / \mathrm{s}=1$.

| Type | Function |  | MO | 1/5 | Syntax |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T4 | (r1) $\because(m)$ | - rl | 10 | 0 | XR | r1, m |
| T4 | $(r)\} \div(m)$ | - m | 10 | 1 | XRS | r1, m |
| T5 | (ri) $\div(\mathrm{m}$ | $+(r 2)) \cdot r 1$ | 10 | 0 | XR | r1, m, r2 |
| T5 | (r1) $\div(\mathrm{m}$ | $+(r 2)) \rightarrow m+(r 2)$ | 10 | 1 | XRS | $\mathrm{r} 1, \mathrm{~m}, \mathrm{r} 2$ |
| T6 | $(\mathrm{r} \mid$ ) $4(\|\mathrm{~m}\|)$ | $\rightarrow \mathrm{r} 1$ | 11 | 0 | $\times{ }^{*}$ | r1.m |
| T6 | $(\mathrm{r} 1) \div(\mid m)$ ) | $\rightarrow(\mathrm{m})$ | 11 | 1 | XRS* | r1,m |
| T7 | (r1) $\div(\mid m$ | $+(\mathrm{r}) \mathrm{l}) \rightarrow \mathrm{r} 1$ | 11 | 0 | XR* | r1, m, r2 |
| T7 | \{r1) $\div(1 m$ | $+(r 2))$ ) $-(m+(r 2))$ | 11 | 1 | XRS* | r1, m, r2 |

Condition
register:

$$
\begin{aligned}
C R=0 & \text { if result }=0 \\
& \text { if result }>0 \\
& 2 \text { if result }<0
\end{aligned}
$$

bit

| 0 | 1 |  |  | 4 | 5 |  | 8 |  | 10 | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 0 |  | 11 |  | M |  |  | r2 |  | 1/5 |

Remark:

- r 1 must be $\neq 0$.
- Restricted to system mode if $\mathrm{rl}=\mathrm{A} 15$.

Syntax: [label]_XRR [•] r r1.r2
[label] - XRRS - r1, r2
Exclusive OR:

| Bit in r1 | Bit in 2nd operand | Exclusive OR |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

The exclusive OR of the contents of the $\mathbf{1 6}$ bit register specified by rl and the contents of the 16 -bit register specified by $r 2$ (direct addressing) or the contents of the memory address indicated in the register specified by r2 (indirect addressing) are placed as follows:

- (direct addressing) : in the register specified by rl
- (indirect addressing): either in the register specified by $\mathrm{rl}(\mid / \mathrm{s}=0$ ) or in the memory address indicated by the register specified by $\mathbf{r} 2(1 / s=1)$.

| Type | Function | MO | $1 / s$ | Syntax |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| T1 | $(r 1) \forall(r 2) \rightarrow r 1$ | 00 | 0 | XRR | $r 1, r 2$ |
| T3 | $(r 1) \forall((r 2)) \rightarrow r 1$ | 01 | 0 | XRR | $r 1, r 2$ |
| T3 | $(r 1) \forall((r 2)) \rightarrow(r 2)$ | 01 | 1 | XRRS | $r 1, r 2$ |

Condition
register:


Remark:

- rl must be $\neq 0$.
- Restricted to system mode if ri = A15.

| TM |
| :---: | :---: | | P85 mask |
| :--- |
| P85 |
| P856M |
| P85 |

Syntax: [label]」TM ri, r2
The logical product (AND) of the contents of the register specified by r 1 and the contents of the register specified by r 2 is compared to zero. The result of the comparison is stored in the condition register. The contents of the register specified by $r 1$ and $r 2$ remain unchanged.

Type Function
T1 \{|r1\}A $\{\mathrm{r} 2\} \mid \cdots 0 \rightarrow C R$

Condition register:

$$
\begin{aligned}
C R=0 & \text { if result }=0 \\
1 & \text { if result }>0 \\
2 & \text { if result }<0
\end{aligned}
$$

| 0 | 1 |  |  | 4 | 5 |  | 8 | 9 | 10 | 11 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 0 |  | r1 |  | 0 | 0 | 12 |  | 1 |

Remark:

- r1 must be $\neq 0$.
- Restricted to system mode if $\mathbf{r} 1=\mathrm{A} 15$.

| TNM |
| :---: | :---: |
| Test not mask | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: $\quad$ \{label|, TNM,.rr1, r2
The exclusive OR of the contents of the register specified by $r 1$ and the contents of the register specified by 2 is compared with zero. The result of the comparison is stored in the condition register.
The mitial contents of the register specified by $r 1$ and the register specified by $r 2$ remain unchanged.

Tvpe Function
T1 $[\mid r 1\} *\{r 2\}] \cdots 0 \rightarrow C R$

Condition register:
$C R=0$ if result $=0$
1 if result $>0$
2 if result $<0$

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 1 | 0 |  | $r 1$ | 0 | 0 |  | $r 2$ |  | 1 |

Remark:

- r1 must be $\dagger 0$.
* Restricted to system mode if $11=$ A 15 .

Synlax [label] TSB[`]m[r2]

This instruction tests a bit in a bitstring. sets the condition register to the value of that bit, and sess the bit to 1.
The address of the first character of the bitstring is the instruction operand. found as tollowis

Type aodiress
T4 m
T5 $m+(r 2)$
T6 ( m )
T7 ( $n$ ) $+(r 2)$ )
The bit position in the string must be specrfied in register A2: in addressing the operand it is used as shown below:


The bit displacement $\mathrm{A}^{2} 0-15$ is split up in the character displacement D and the bit number $\mathbf{B}$

The function of the instruction is

| Type | Function | Mode | Syntax |  |
| :---: | :---: | :---: | :---: | :---: |
| T4 | $\begin{aligned} & (m+D)_{B} \rightarrow C R \\ & 1 \rightarrow\left(m+D_{B}\right. \end{aligned}$ | 10 | TSB | m |
| TS | $\begin{aligned} & (m+(r 2)+D)_{3} \rightarrow C R \\ & 1 \rightarrow(m+(r 2)+D)_{B} \end{aligned}$ | 10 | TSB | m, r2 |
| T6 | $\underset{1 \rightarrow((m)+D)_{B}}{\substack{(m) \\ 1}}$ | 11 | TSB* | m |
| T7 | $\begin{aligned} & ((m+(r 2))+D)_{B}-C R \\ & 1 \rightarrow((m+(r 2))+D)_{B} \end{aligned}$ | 11 | TSB* | m.r2 |

Condition
register
$\mathrm{CR}=0$ if tested bit was 0
$C A=1$ if testod bil was 1
$\begin{array}{lllllllll}\text { bi: } & 0 & 1 & 4 & 5 & 8 & 9 & 10 & 11\end{array}$

| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | mode | 12 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Syntax: |label| TSBR r2

This instruction tests a bit in a bitstring. sets the condition register to the value of that bit. and sets the bit to 1.
The address of the first character of the string is contained in the register specilied by r2
The bit position in the string must be specif ed in register A2; in adcressing the operand it is used as shown belovi:


The bit displacement $\mathbf{A} 20-15$ is split up in the character displacement D and the bit number $B$

The function of the instruction is:

Type Funcion:
T3 $\quad((\mathrm{r} 2)+\mathrm{D})_{\mathrm{B}} \rightarrow \mathrm{CR}$ $1 \rightarrow((\mathrm{r} 2)+D)_{B}$

Condition register:
$C R=0$ il the tested bil was 0
$C R=1$ it the tested bit was 1
bit

| 0 | 1 |  | 4 | 4 |  | 8 | 10 | 11 |  | 14 | 15 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 12 |  | 1 |

Systax $\quad$ [label] TRB|'|m|r2]
This instruc: on tests a bit in a bitstring, sets the condition regster to the value of that bit. and resets the bit to 0
The address of the first character of the bitstring is the instruction opetand. tound as follows:

Type Address
T4
m
$15 \quad m+(r 2)$
T6 (m)
T7 ( $\mathrm{m}+$ ( r 2 ) $)$

The bit postion in the sting must be specilied in regrster A2: in addessing the operand it is used as shown below.


The bit displacement $A 20.15$ is split up in the character displacement $D$ and the bit number $B$.

The finction of the instruction is:

| Type | Function | Mode | Symax |  |
| :---: | :---: | :---: | :---: | :---: |
| T4 | $\begin{aligned} & i m+D j_{\mathrm{B}} \rightarrow C R \\ & 0 \rightarrow\left(\mathrm{~m} \cdot \mathrm{D}_{\mathrm{B}}\right. \end{aligned}$ | 10 | THB | m |
| T5 | $\begin{aligned} & (m+(r 2)+D) B-C R \\ & 0 \rightarrow(m+(r)+D) B \end{aligned}$ | 10 | TRB | m, 2 |
| 16 | $\begin{aligned} & ((m)+D)_{B}-C R \\ & 0 \rightarrow((m)+D)_{B} \end{aligned}$ | 11 | TRB* | m |
| T7 | $\begin{aligned} & ((m \cdot(r 2))-D)_{B}-C A \\ & 0 \rightarrow\left((m+(r 2) \\| \cdot)_{B}\right. \end{aligned}$ | 11 | TRB* | m,12 |

Condition
reg̣ister
$C R=0$ it tested oif was 0
CR- 1 if :ested bit was 1

5i: | 0 |
| :---: |
| 0 | 1

This instruction tests a bitin a bitstring. sets the condition register io the value of that bit, and resets the bit to 0 .
The address of the first character of the string is contained in the register specilied by r 2
The bit position in the string must be specified in register A2; in acdressing the ope: and it is used as shown below:


The bit displacement $\mathrm{A}^{2} \mathbf{O}_{\mathrm{O}} \mathrm{ij}$ is split up in the character displacement D and the bit number B .

The function $0^{\prime}$ the instruction is:

| Type | Function |
| :--- | :--- |
| T3 | $((\mathrm{r} 2)+\mathrm{D})_{B}-\mathrm{CA}$ |
|  | $0 \rightarrow((\mathrm{r} 2)+\mathrm{D})_{B}$ |

Condition register:

CR - 0 if the lested bit was 0
$C R=1$ if the lested bit was 1

| 0 | 1 |  | 45 |  |  |  |  | 8 |  | 9 | 10 | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  | 0 | 1 |  | 12 |  | 1 |

## [iabel] TB[`] ml.r2]

This instruction tests a bil in a bitstring. and sets the condition register to the value of that bit
The address of the first character of the bitstring is tho instruction operand. found as follows.

| Type | Address |
| :--- | :--- |
| l1 | $m$ |
| TS | $m+(r 2)$ |
| T6 | $(m)$ |
| T7 | $(m+(r 2))$ |

The bit position in the string must be specified in register A2; in addressing the operand it is used as shown below:


The bit displacement $\mathrm{A}^{2} 0-15$ is split in the characier displacement D and the bit number 8

The function of :ne instruction is:

| Type | Funcion: | Mode | Syntax |  |
| :--- | :--- | :--- | :--- | :--- |
| T4 | $(m+D)_{B} \rightarrow C R$ | 10 | TB | $m$ |
| T5 | $(m+(T 2)+D)_{B} \rightarrow C R$ | 10 | TB | $m . r 2$ |
| T6 | $((m)+D)_{B} \rightarrow C R$ | 11 | TB. | $m$ |
| T7 | $((m+(2))+D)_{B} \rightarrow C R$ | 11 | TB. | $m . r 2$ |

Condition regisiar

CA $=0$ if tested blt was $D$
CR : 1 il tesled bil was 1
Dit

[label] TBR r2
This instruction tests a bit in a bitstring. sets the condition register to the value of that bit.
The address of the first character of the string is contained in the register specified by r 2
The bit position in the string must be specified in register A2; in acdressing the oporand it is used as shown below:


The bit displacement ${ }^{A 2} 0-15$ is split up in the character displacemen: $D$ and the bit number $B$

The function of the instruction is:

Type Function
T3 $\quad((12)+D)_{B} \rightarrow C R$

Condition register

CR $=0$ if the tested bit was 0
$C R=1$ if the lested bit was I


| ECR Exchange characters register/register |
| :---: | :---: |
| ECR | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label]七 ECR - P1, r2

The left and right-hand characters contained in the register specified by r2 are exchanged and then placed in the register specified by r 1 . The old contents of the register specified by r2 are not changed.

Tyoe Function
T1 $\quad(r 2)_{1} \rightarrow r 1_{r}$ and $(r 2)_{r} \rightarrow r 1_{1}$

Condition register:

Unchanged

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 0 |  | $\mathbf{r} 1$ | 0 | 0 |  | $r 2$ |  | 0 |

Remark:
" r1 must be $\neq 0$.

- Restricted to system mode if r1 = A15.

| LCK Load character with constant |
| :---: | :---: |
| LCK | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label|」 LCK $m$ r1, Ik

The left-hand character (bits $0-7$ ) of the constant Ik is copied to bits $8 \mathbf{- 1 5}$ (right-hand character) of the register specified by r 1 . Bits $0-7$ of $r 1$ remain unchanged.

| Tyoe | Function |
| :--- | :--- |
| T2 | $\mid \mathrm{k}_{\mathrm{l}} \rightarrow \mathrm{r} 1_{\mathrm{r}}$ |

Condition register: Unchanged

bit | 0 | 1 | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 |  | $r 1$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

Remark:

- r1 must be $\neq 0$.
- Restricted to system mode if r1 = A15.

| LCR |
| :---: | :---: |
| LCR character/register | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label]_ LCR-r1, r2

The right-hand (odd address) 8-bit contents or the left-hand (even address) 8 -bit contents of the effective memory addresses, specified in $\mathbf{r 2}$, substitute the least significant 8 bits of the register specified by r 1 .
Bits $0-7$ of 11 remain unchanged.

Type Function
T3 $\left(\{r 2)_{1 / r} \rightarrow r 1_{r}\right.$

## Condition

 register:Unchanged

bit \begin{tabular}{ccccccccccccc|c|}
0 \& 1 \& \& 4 \& 5 \& \& 8 \& 9 \& 10 \& 11 \& \& 14 \& 15 <br>

| 1 | 1 | 1 | 0 | 0 |  | $r 1$ | 0 | 1 |  | $r 2$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 0 |  |  |  |  |  |  |  |  |  |

\end{tabular}

Remark:

- r1 must be $\neq 0$.
- Restricted to system mode if r1-A15.

| LC |
| :---: | :---: |
| Lasd character | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [|abe|]- LC[•|」r1, ml, r2]

This instruction allows to transfer the right-hand character of the contents of the effective memory address (odd address) or the left-hand character (even address) to bits $8-15$ of the register specified by 11 . Bits $0-7$ of $r 1$ remain unchanged.

| Type | Function |  | MO | Syntax |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T4 | $(\mathrm{m})_{1 / r}$ | $\rightarrow \mathrm{I}_{r}$ | 10 | LC | r1,m |
| T5 | $(m)$ | $\rightarrow \mathrm{r} 1_{\text {r }}$ | 10 | LC | r1, m, r2 |
| T6 | $((\mathrm{m}))_{1 / r}$ | $\rightarrow \mathrm{r} \mathrm{r}_{\mathrm{r}}$ | 11 | LC" | r1.m |
| T7 | $\left((\mathrm{m}+(\mathrm{r} 2))_{\mid / r}\right.$ | $\rightarrow \mathrm{rr}_{\mathrm{r}}$ | 11 | LC* | r1, m, r2 |

Condition registor:

Unchanged

bit | 0 |
| :---: |
| 0 | 1

Remark:

- r1 must be $\neq 0$.
- Restricted to system mode if r1-A15.

| SCR |
| :---: | :---: |
| Store character/register | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label] uSCR url,r2

The least significant bits of the register specified by r 1 replace the righthand (odd address) or the left-hand (even address) 8 bit contents of the effective memory address indicated by r2.

Type Function
T3 $\quad(r 1)_{r} \rightarrow(r 2)_{r / 1}$

Condition register:

Unchanged

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 |  | $r 1$ | 0 | 1 |  | $r 2$ |  | 1 |

Remark:

- 11 must be $\neq 0$.
" Restricted to system mode if r1 = A 15 .

| SC |
| :---: | :---: | Store character | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label],. SC[•]_. r1,m[, r2]

The least significant 8 bits of the register spocified by $r 1$, when address is odd, replace the right-hand 8 bits of the contents of the effective memory address or the left hand 8 bits, when the address is even. The unaffected half of the address remains unchanged.

| Type | Function | MO | Syntax |  |
| :---: | :---: | :---: | :---: | :---: |
| T4 | $(r 1)_{r} \cdots m, r / 1$ | 10 | SC | r1.m |
| T5 | $\left(r 1 i_{r} \rightarrow m+(r 2) \mathrm{l} / \mathrm{r}\right.$ | 10 | SC | r1, m, r2 |
| T6 | \{r11r - (m) ril | 11 | SC* | r1,m |
| T7 | \|r1) $)^{-(m+(r 2)} 1 / \mathrm{r}$ | 11 | SC* | r1, m, r2 |

Condition
register: Unchanged

| 0 | 1 |  |  | 4 | 5 |  | 8 | 9 |  | 11 |  |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 |  |  | 0 |  | r1 |  |  | D |  | r | 2 |  | 1 |

Remark:

- ri must be $\ddagger 0$.
- Restrictex to system mode if r1 = A15.

| CCK Compare character with constant |
| :---: | :---: | | CCK |
| :--- |
| P851M <br> P852M <br> P856M <br> P857M |

Syntax: [label] $]_{\text {CCK }}$ r1, Ik

Bits 8-15 (the right-hand character) of the register specified by r1 are compared with bits $0-7$ (the left-hand character) of the constant lk . The most significant bit of a character is not a sign bit. The result of the comparison is stored in the condition register.

Type Function
T2 $\quad|r 1|_{r} \rightarrow \mid k_{\mid} \rightarrow C R$

Condition
register:
$C R=0$ if $\left.|r|\right|_{r}=\mid k_{1}$
1 if $|r 1|_{r}>k_{k}$
2 if $|r 1|_{r}<\mathbb{K}_{\mathrm{k}}$

bit | 0 |
| :---: |
| 0 | 1

Remark:

- r1 must be $\neq 0$.
- Restricted to system mode if $r 1=A 15$.

| CCR |
| :---: | :---: |
| CCR | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label] $\operatorname{CCR}-\mathrm{rl}, \mathrm{r} 2$

The 8 least significant bits of the register specified by 11 are compared with the right-hand (if odd address) or left-hand (if even address) 8 bits of the contents of the effective memory address indicated in r 2 .
The result of the comparison is stored in the condition register.
The most significant bit of a character is considered not to be a sign bit.

Type Function
T3 $\quad(r 1)_{r} \rightarrow\left\{\left(r 2 \|_{1 / r} \rightarrow C R\right.\right.$

Condition register:
$C R$ - 0 if $|r 1\rangle_{r}=\left(\left.\langle r 2)\right|_{\mid / r}\right.$
1 if $(\mathbf{r} 1)_{r}>\left\langle\left\langle\left. r 2\right|_{\mid / r}\right.\right.$
2 if $(r 1)_{r}<\left(\left\langle r 2 \|_{1 / r}\right.\right.$

bit | 0 | 1 | 4 | 5 | 8 | 9 | 10 | 11 | 14 |  | 15 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 |  | r 1 | 0 | 1 |  | r 2 |  | 1 |

Remark:

- rl must be $\neq 0$.
- Restricted to system mode if $\mathrm{r} 1=\mathrm{A} 15$.
CC

The 8 least significant bits of the register specified by rl are compared with the right-hand character of the contents of the effective memory address (odd address) or with the left hand character of the contents of the effective memory address (even address).
The result of the operation is stored in the condition register.
The most significant bit of a character is considered not to be a sign bit.

| Type | Function | MD | Syntax |
| :---: | :---: | :---: | :---: |
| T4 |  | 10 | CC r1.m |
| T5 |  | 10 | CC r1,m,r2 |
| T6 |  | 11 | CC* rl , m |
| T7 | $\left.\langle r 1)_{r}=1(m)+(r 2)\right)_{\mid / r} \rightarrow C R$ | 11 | CC• r1, m, r2 |

Condition register:
$C R=0$ if $\langle r 1)_{r}=(2 n d$ operand $) \mid / r$ 1 if $(r 1)_{r}>$ (2nd operand $\left.\right|_{\mid j r}$ 2 if $(r))_{r}<(2 n d$ operand $|/| r$

| bit | 0 | 1 |  |  | 4 | 5 |  | 8 | 9 |  | 10 | 11 |  | $14 \quad 15$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 110 |  |  | 1 |  | r1 |  |  | MD |  | r2 | r2 | - 1 | 1 |  |

Remark:

- r1 must be 40 .
- Restricted to system mode if r1-A15.

The branch instructions $A B, A B L, A B R, A B I, R B$ and $R F$ branch to an address or the contents of an address or register when a certain condition is fulfilled. If that condition does not arise the program determines the next instruction to be exccuted.
The condition is given by a number from 1 through 7 or by one or two letters.
The following table gives a survey:

## Condition Notation

| Cond. reg. contents | (cnd) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | GENERAL | ARITHM. | COMPARE |  | 1/0 |
| 0 | (0) | (Z) Zero | (E) Equal |  | Accepted |
| 1 | (1) | (P) Pos. | (G) Greater |  | Refused |
| 2 | (2) | (N) Neg. | (L) Less |  | - |
| 3 | (3) | (O) Overfl. | - | (U) | Unknown |
| NOT - Condition |  |  |  |  |  |
| $\neq 0$ | (4) <br> (5) <br> (6) <br> (7) | (NZ) Not Zero | (NE) Not Equal |  | Not Accepted |
| +1 |  | (NP) Not Pos. | (NG) Not Greater |  | Not Refused |
| $\pm 2$ |  | (NN) Not Neg. | (NL) Not Less |  | - |
| n.s. |  | Unconditional |  |  |  |

Note:
The instruction counter $P$ always points to the next instruction to be executed. Wherever in the description the notation ( $P$ ) +2 (or 4 ) appears, the hardware function is meant. When the following program must be assembled calculate the displacement in locations as follows:

| BEGIN | EQU | $\bullet$ |
| :--- | :--- | :--- |
|  | HLT |  |
|  | LDK | A 1,1000 A |
|  | SUK | A1.2 |
|  | RF $(Z)$ | $\div 4$ |
|  | RB | -4 |
|  | ABL | -1 |
|  | END | START |

where - +4 refers to ABL
-.-4 refers to SUK

-     - 8 refers to LDK

When the same program is to be put in memory with the toggle switches the value for RF $\{Z\}+1$ is 5002 and not 5004 as the $P$ register is already pointing to the next instruction.
The value for RB - -4 must be 5F06 and not 5F04, as the $P$-register is already pointing to the next instruction.
The address in the $A B L$ instruction must be the relative address pointing to LDK.

The values put in memory for the program listed above must be:

| 207F | START | HLT |
| :--- | :--- | :--- |
| 010A |  | LDK | A1,/000A




| ABI | Absolute branch indirect |
| :---: | :---: | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label]_ABI[(cnd)][•]-m[, r2]
The address of the next instruction to be executed is found either at the effective memory address or in the next instruction, depending on (cnd) and the contents of the condition register.
If (cnd) $=(7)$ (see below) the instruction branched to is always at the effective memory address (unconditional branch).
In all other cases the program must first fulfil a condition before the branch takes place. If (and) is omitted, the default value is (7).
See also table and note on page 6.0.1.

| Effective branch: | Type | Function |  | MD | Syntax |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | T4 | (m) | $\rightarrow \mathrm{P}$ | 10 | $A B 1$ (cnd) | m |
|  | T5 | $1 \mathrm{~m}+(\mathrm{r} 2)$ ) | - $P$ | 10 | ABI(cnd) | m, r2 |
|  | T6 | ( $(\mathrm{m})$ ) | $\rightarrow P$ | 11 | ABl(cnd)* | m |
|  | T7 | $((\mathrm{m}+(\mathrm{r} 2) \mathrm{l})$ | $\rightarrow \mathbf{P}$ | 11 | ABl(cnd)" | m, 2 |

No branch: Type Function MO
T4
(P) $+4 \rightarrow P$

10
T5
$(P)+4 \rightarrow P$
10
T6 $\quad(P)+4 \rightarrow P$
11
$T 7 \quad(P)+4 \rightarrow P \quad 11$
Condition
register: Unchanged
bit

| 0 | 1 |  |  | 4 | 5 | 7 | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 1 | CND | UlQ | MD |  | 12 |  | 0 |  |  |

This instruction indicates that the next instruction to be executed is found either at the effectiva memory address or in normal sequence, depending on (cnd) and the contents of the condition register. If (cnd) $=\{7 \mid$ the next instruction can be found at the effective memory address (unconditional relative branch).
If (cnd) is omitted, the default value of (7) is assumed.
The assembler calculates from the effective memory address, a displacement $D$ relative (forwards) to the current value of the instruction counter $(P)$. This value is stored in bits $8-15$ of the instruction as a positive number. Thus its maximum is $\mathbf{2 5 5}$. In programming terms, this means that this instruction can only be used to branch by 5128 words.
See also table and note on page 6.0.1.
Type Function
T8 $\quad|P|+2+D \rightarrow P \quad$ (branch affective)
$T 8 \quad(P)+2 \rightarrow P \quad$ (no branch)

## Example:

RF(Z) END
RF(3) •+12
Condition
register: Unchanged

bit | 0 |
| :---: |
| 0 | 1

RB

Syntax: [label], RB[(cnd)]—m
This instruction means that the next instruction to be executed is found either at the effective memory address or in normal sequence, depending on (cnd) and the contents of the condition register. If (cnd) $=(7)$ the next instruction to be executed is found at the effective memory address. If (cnd) is omitted, the defaut value of (7) is assumed.

The assembler calculates from the effective memory address, a displacement $D$ relative (backwards) to the current value of the instruction counter ( P ). This value is stored in bits $8-15$ of the instruction as a positive number. Thus its maximum is 255 . In programming terms, this means that this instruction can only be used to branch backwards by 5128 words.

It should be noted that

- RB (end) $\omega^{\text {- }}$
is equivalent to branch to itself and causes a continuous loop.
See also table and note on page 6.0.1.
Type function
T8 $\quad|P|+2-D \cdots P \quad$ (branch effective)
T8 $\quad|P|+2 \rightarrow P \quad$ (no branch)


## Example:

RB(4) LABEL
RB(NE) •-2

Condition
register: Unchanged


Syntax: $\quad$ label $)_{1 . . .} C F=r 1$, Ik
This instruction provides a link to a subroutine by storing successively the contents of the P-register and the program status word (PSW) in a memory stack. The PSW contains, amongst other things, the priority level and condition register. The stack pointer is held in the register specified by r1 and is automatically updated. Then a branch is made to the address specified by lk.
The subroutine must be terminated by an RTN instruction to branch back to the rnain program.


Condition Unchanged. Its contents shows the result of a previous operation and is register: stored in the memory stack for use on return from the subroutine.

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 |  | $r 1$ | 0 | 1 | 0 | 0 | 0 | 0 | 1 |

Remark:
An interrupt 'stack owerflow' is generated when r1-A15 and the word address reached by the pointer $=</ 100$. Bit 13 is set in PSW.

- 11 must be $\neq 0$.
- Restricted to system mode if r1 - A15.
- The system stack and user stack are both built towards the lower addresses.
$P$ is stored first and next PSW.

| CFR |  |
| :---: | :---: | :---: |
| Call function register | P851M <br> P852M <br> P856M <br> P857M |

Syntax: [label]_.. CFR|•|レ r1, r2
This instruction provides a link to a subroutine by storing successively the contents of the P-register, which points to the next instruction of the main program, and the contents of the program status word (PSW) in a memory stack. The PSW contains, amongst other things the priority luvel and the condition register. The stack pointer held in the register specified by rl is automatically updated by decreasing the stack pointer by 2 , as the stack pointer is filled from the higher address towards the lower address.
Next a branch is made to the effective memory address specified by the contents of a register specified by $r 2$.
The subroutine must be terminated by an RTN instruction to branch back to the main program.

| Tupe | Function | MD | Syrnax |  |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T} 1, \mathrm{~T} 3$ | $(\mathrm{P})$ | $(\mathrm{r}),(r 1)-2 \cdot r 1$ |  |  |
|  | $(P S W)-(r 1),(r 1)$ | $2 \cdot r 1$ |  |  |

then:

| T1 | $(r 2) \cdot P$ | 00 | CFR r1.r2 |  |
| :--- | :--- | :--- | :--- | :--- |
| T3 | $((r 2)) \rightarrow P$ | 01 | CFA | r1, r2 |

Condition Unchanged. Its contents shows the result of a previous operation and is regıster: stored in the mernory stack for use on return from the subroutine.
bit

| 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 |  | r 1 | MD | r 2 |  | 1 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |

Remark:

- An interrupt 'stack overflow' is generated when r1-A15 and the word address reached by the pointer $-</ 100$. Bit 13 in the PSW is set to 1 .
- 11 must be +0 .
- Restricted to system mode if r1-A15.

| CFI | Call function indirect |
| :---: | :---: |
| CFI |  | | PB51M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label|_CFI[n]-r1,ml, r2]
The instruction provides a link to a subroutine by storing successively the contents of the P-register, which points to the next instruction of the main program, and the contents of the program status word (PSW) in a memory stack. The PSW contains, amongst other things, the priority level and condition register. The stack pointer held in the register specified by r1 is automatically updated by decreasing the stack pointer by 2, as the stack pointer is filled from the higher address towards the lower address. Next a branch is made to the contents of the effective memory address, i.e. the subroutine which has to be executed.

The subroutine must be terminated by an RTN instruction to branch back to the main program.
Type Function MD Syntax
T4, T5 $(P) \rightarrow(r 1) \quad(r 1)-2 \rightarrow r 1 \quad$ n.a.
T6, T7 (PSW) $\rightarrow(r 1)(r 1)-2 \rightarrow r 1$ n.a.
then:

| T4 | (m) | - $P$ | 10 | CFI | r1,m |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T5 | $(\mathrm{m}+(\mathrm{r} 2)$ ) | $\rightarrow P$ | 10 | CFI | r1, m, r2 |
| T6 | $(\mid m) \mid$ | $\rightarrow P$ | 11 | CFI* | r1,m |
| T7 | $11 \mathrm{~m}+(\mathrm{r} 2) \mathrm{l})$ | $\rightarrow P$ | 11 | CFI* | r1, m, r2 |

Condition Unchanged. Its contents shows the result of a previous operation and is register: stored in the memory stack for use on return from subprogram.


Remark:

- An interrupt 'stack overflow' is generated when $\mathbf{r 1}=$ A15 and the word address reached by the pointer $=</ 100$. Bit 13 of the PSW is set to 1 .
- $r 1$ must be $\neq 0$.
* Restricted to system mode if r1 = A15.

| RTN |
| :---: | :---: |
| Return from function (A 1... A14) | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label]-RTN $u$ r2
This instruction allows the retum from a subroutine to the main program. It must be the last instruction of such a routine. The instruction roloads the $P$-register and CR-register which have previously been loaded into a memory stack by a Call Function instruction.

Type Function
T3 ( $\mathbf{r} 2$ ) $+2 \rightarrow r 2$
$(\text { (r2) })_{0-8} \rightarrow$ PLR
$((r 2))_{B-7} \rightarrow C R$
$(\mathrm{r} 2)+2 \rightarrow \mathrm{r} 2$
$(\{r 2)) \rightarrow P$
Condition
register: $\quad$ Reloaded from stack, bits 6 and 7 of the PSW $\rightarrow$ CR.

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | $r 2$ |  | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Remark:
r2 must be $\neq 0$.

Syntax: [lahel], RTN _ A 15
This instruction allows the return from an interrupt routine, a trap routine or subroutine. It must therefore be the last instruction of that routine. The instruction reloads the PSW and P-register which have previously been loaded into a memory stack by a Call Function instruction. The stack. pointer A15 is automatically updated.
On the P852M bit 9 of the PSW (ENB) is always set to 1 . On the other computers bit 9 must be set, if required.
Note: By forcing bit 15 of the PSW to 1, the user may switch the machine from system mode to user mode (PB51M, P856M and P857M).

| Trae | Function (P852M) |  | Function (other) |  |
| :---: | :---: | :---: | :---: | :---: |
| T3 | (A15) +2 | - A15 | (A15) +2 | - A15 |
|  | ( $A^{1} 15 \\|$ ) 0-5 | - PLR | ((A15) $0-5$ | $\rightarrow$ PLR |
|  | ((A15)) 6,7 | $\rightarrow$ CR | ((A 15) 6.7 | $\rightarrow$ CR |
|  | bit 9 is set to 1 | $\rightarrow$ ENB | ((A15)) 9 | - ENB |
|  | SU bit does not exist |  | ( A 15) $^{15}$ | -. SU |
|  | (A15) +2 | - A15 | $(A 15)+2$ | - A15 |
|  | ( $\langle 1.15\rangle$ ) | -P | \\|A15)] | $\rightarrow P$ |

bit

| 0 | 1 |  | 4 | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |

Remark:
r2 must bu $\neq 0$

| EXR |
| :---: |
| EXR | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label] ${ }_{\text {L }}$ EXR[•] $]_{\text {r2 }}$
This instruction executes the instruction in $\mathbf{r} 2$ (T1) or pointed to by the contents of r2 (T3). r2 may not contain a double word instruction, a CF instruction, RTN instruction or another EXR, EX or EXK instruction.

| Type | Function | MO | Syntex |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| T1 | $(12)$ is executed | 00 | EXR | r2 |
| T3 | $((r 2))$ is executed | 01 | EXR | r2 |

Condition $\quad C R$ is set by the instruction in $\{r 2\}$. register:

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | MD |  | r 2 |  | 1 |

| EXK Execute constant |
| :---: | :---: |
| P851M <br> P852M <br> P856M <br> P857M |

Syntax: [label]_EXK Ik

This instruction performs the operand instruction contained in Ik . The memory address may not contain a double word instruction, a CF instruction. RTN instruction or another EXK, EX or EXR instruction.

Type Function
T2 $\quad \mathrm{k}$ is executed

Condition register:

CR is set by the instruction in lk.

bit | 0 | 1 |  | 4 | 5 |  |  | 8 | 9 | 10 | 11 |  |  | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

| EX |
| :---: | :---: | | P85 |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: (label]_ EX[•1~ml, r2]
This instruction executes the operand instruction contained in the effective memory address. The memory address may not contain a double word instruction, a CF instruction, RTN instruction or another EX, EXK, or EXR instruction.


Condition register:

CR is set by the instruction in the effective memory address.


| SLA |
| :---: | :---: | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label]_SLA ..., r3, n

The bits of the register specified by r3 are shifted left $n$ bit positions. Overflow occurs when the sign bit was modified during the operation. Vacant bits are filled with zeroes.

Type Function
T8


Condition register:

CR - 0 if result $=0$
1 if result:-0
2 if result < 0
3 in case of overflons

bit | 0 | 1 |  |  | 4 | 5 | 7 | 8 | 9 | 10 | 11 |  | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | r 3 | 0 | 0 | 0 |  | $n$ |  |  |

Rernark:
$r 3 \ngtr 0$.

| SRA |  |
| :---: | :---: |
| SRA |  |
| Single right arithmetic shiff | P851M <br> P852M <br> P856M <br> P857M |

Syntax: [labal]uSRA -r3.n

The contents of the register specified by $\mathbf{r} 3$ are shifted right $n$ bit positions. The sign bit is not changed. It is shifted into the vacant position(s) of the register. The vacant bit positions are filled with the same values as the sign bit, i.e. either 0 or 1.
If $n>15$, all bits of the register will be the same as the sign bit.

Type Function
T8 $0 \quad 1$
15


Condition register:

$$
\begin{aligned}
C A= & 0 \\
& \text { if result }-0 \\
& \text { if result }>0 \\
& \text { if result }<0
\end{aligned}
$$

bit | 0 | 1 |  |  | 4 | 5 | 7 | 8 | 9 | 10 | 11 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | r 3 | 0 | 0 | 1 |  | $n$ |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |

Remark:
r3 $\neq 0$.

Syntax: [label]-SLL-r3.n

The bits of the register specified by r3 are shifted left $n$ bit positions. Vacant bits become zero. After 16 or more shifts the whole register contains zero.

Type Function
T8 $0 \quad 1$
15


Condition
register:
$C R=0$ if result -0 1 if result $>0$ 2 if result <0

| 0 | 1 |  |  | 4 |  | 7 | 8 | 9 | 10 | 11 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | r3 |  | 0 | 1 | 0 |  | $n$ |  |

Remark:
r3; 0 .


The contents of the register specified by 3 are shifted right $n$ bit positions. Vacant bits become zero. After 16 or more shifts the register contains zero.
Type Function

T8 0


Condition register:

$$
\begin{aligned}
& C R= 0 \text { if result }=0 \\
& 1 \text { if result }>0 \\
& 2 \text { if result }<0
\end{aligned}
$$

bit | 0 | 1 |  | 4 | 5 | 7 | 8 | 9 | 10 | 11 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | $r 3$ | 0 | 1 | 1 |  | $n$ |  |

Remark:
$r 3+0$.

| SLC |
| :---: | :---: | :---: | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label]-SLCぃır3, n

The contents of the register specified by r3 are shifted teft, end around, n bit positions.

Type Function
TB 0
15


Condition register:

| $C A=$ | 0 if result $=0$ |
| ---: | :--- |
| 1 | if result $>0$ |
|  | 2 if result $<0$ |

bit \begin{tabular}{lllllllllllll}
0 \& 1 \& \& \& 4 \& 5 \& 7 \& 8 \& 9 \& 10 \& 11 \& <br>

| 0 | 0 | 1 | 1 | 1 |  | 13 | 1 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


 

15 <br>
\hline
\end{tabular}

Remark:
r3 $\neq 0$.

| SRC |
| :---: | :---: |
| SRC | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label]. SRCur3, n

The contents of the register specified by r3 are shifted right, end around, $n$ hit positions.

Type Function
T8 $0 \quad 1$
15
$n$ positions

Condition
register:
$\begin{aligned} C R= & \text { if result }=0 \\ 1 & \text { if result }>0 \\ & 2 \text { if result }<0\end{aligned}$

bit | 0 | 1 |  | 4 | 5 | 7 | 8 | 9 | 10 | 11 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 13 | 1 | 1 | 1 |  | $n$ |  |
|  |  |  |  |  |  |  |  |  |  |  |  |

Remark:
$r 3 \neq 0$.

The contents of the register specified by r3 are shifted left until the two most significant bits differ. The sign bit remains unaffected; zero bits are inserted in the least significant positions. The number of shifted positions is placed in the register specified by 2.

Type Function
T8 $0 \quad 1$


Condition
register: Unchanged
bit

| 0 | 1 |  |  | 4 | 5 | 7 | 8 | 9 | 10 | 11 |  | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 |  | $r 3$ | 1 | 0 | 0 |  | 12 |  | 0 |

Remark:
" $\mathrm{r} 3 \neq 0$.

- If (r3)-0 the number of shifted positions will be 16.
* Restricted to system mode if r2-A15.

| SRN | Single right and normalize shift | SRN | $\begin{aligned} & \text { P851M } \\ & \text { P852M } \\ & \text { P856M } \\ & \text { P857M } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |

Syntax: [labal]_SRNur3, r2

The contents of the register specified by r3 are shifted right until a 1 -bit appears in bit 15 of that register.
The sign bit is not changed and is copied each time a shift is given.
The number of times a shift had to be performed is placed in the register spacified in r 2.

Type Function
$\begin{array}{lll}\text { TB } & 0 & 15 \\ & & \\ & & \text { register contents }\end{array}$

Condition register:

Unchanged

bit | 0 | 1 |  | 4 | 5 | 7 | 8 | 9 | 10 | 11 | 14 |  | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 |  | r 3 | 1 | 0 | 1 |  | r 2 |  | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Remark:

- r3 0
- If $(\mathrm{r} 3)=0$ the number of shifted positions will be 16 .
- Restricted to system mode if r2 = A15.

| DLA |
| :---: | :---: | :---: |
| DLA | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |$\quad$ (Soltw. sim.)

Syntax: [labelluDLAーn

This instruction treats the A1 and A2 register as one $\mathbf{3 1}$-bit register (bit 0 of $A 2$ is set to zerol. The contents are shifted left $n$ positions and zeroes are placed from the right in vacated positions. Overflow occurs when the sign bit is changed during execution of this instruction.

Type Function
T8


Condition
register:
$C R=0$ if result $=0$
1 if result > 0
2 if result $<0$
3 in case of overflow
bit

| 0 | 1 |  | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  | 15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | $n$ |  |


| DRA |
| :---: | :---: | :---: |
| DRA | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M | | (Sottw. 5im.) |
| :--- |

Syntax: [label]」DRA と. $n$

This instruction treats the A1 and A2 registers as one 31 bit register. The contents are shifted right $n$ positions and zerces or onas are propagated into vacated positions depending on the value of the sign bit of Al.
After 30 or more shifts the two registers are filled the value of the sign bit fall zeroes or ones), except for the sign bit of A2 which is always set to 0 .

Trae Function
T8 $0 \quad 1$


Condition
register:

$$
\begin{aligned}
C R= & 0 \text { if result }=0 \\
& 1 \text { if result }>0 \\
& 2 \text { if result }<0
\end{aligned}
$$

bit

| 0 | 1 |  | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  | 15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  | $n$ |  |

Syntax: \|label]」DLLーn

This instruction treats the registers A1 and A2 as one 32 -bit revister. The contents are shifted left $n$ positions. Zeroes are propagated into vacated positions of A1 and A2.


Condition register:
$C R=0$ if result $=0$
1 if result $>0$ 2 if result < 0
bit

| 0 | 1 |  | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  | 14 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |  | $n$ |  |


| DRL | Dousie righe fogical shitt | PB51M <br> PB52M <br> PB56M <br> P857M |
| :---: | :---: | :---: | :---: |

Syntax: [label] $\sim D R L \backsim \cap$

The A1 and A2 registers are treated as one 32 -bit register. The contents are shifted right $n$ positions. Zeroes are propagated into vacated positions. The max. number of shifts is 31 .


Condition register:

$$
\begin{aligned}
C R= & \text { if result }=0 \\
1 & \text { if result }>0 \\
& \text { if result }<0
\end{aligned}
$$

bit | 0 | 1 |  | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|lllllllllll\|}0 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1\end{array}$ | $n$ |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |

| DLC |
| :---: | :---: |
| DLC | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |
| (Softw. sim. |

Syntax: [label]」DLCun

The A1 and A2 registers are treated as one 32 -bit register. The contents are shifted left, end around, $n$ positions.

Type Function

$n$ positions

Condition register:

$$
\begin{aligned}
C R= & \text { if result }=0 \\
1 & \text { if result }>0 \\
2 & \text { if result }<0
\end{aligned}
$$

bit

| 0 | 1 | 1 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  | 15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |  | $n$ |  |


| DRC |
| :---: | :---: | :---: |
| DRC | | P851M |
| :--- | :--- |
| P852M |
| P856M |
| P857M |$\quad$ (Softw. sim.)

Syntax:
[labal]_DRCーn

The $A 1$ and $A 2$ registers are treated as one 32 -bit register. The contents are shifted right, end around, $n$ positions.

Type Function


Condition register:

$$
\begin{aligned}
C R-0 & \text { if result }-0 \\
1 & \text { if result }>0 \\
2 & \text { if result }<0
\end{aligned}
$$

bit

| 0 | 1 | 10 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  | 15 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |  | $n$ |  |



Syntax: [label]_ DLN, r2

The A1 and A2 registers are treated as one 31 -bit register. Its contents are shifted left until bit zero and bit one have a different value.
Zeroes are shifted, from the right hand side on, into vacated positions of the register. The sign bit of register A1 remains unchanged.
The number of shifted positions is stored in register $r 2$.
The sign bit of A2 becomes zero.

Type Function
T8


Condition register:

Unchanged

bit \begin{tabular}{ccccccccccccccc|c|}
0 \& 1 \& \& 4 \& 5 \& 6 \& 7 \& 8 \& 9 \& 10 \& 11 \& \& 14 \& 15 <br>

|  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | \& $r 2$ \& \& 0 <br>

\hline
\end{tabular}

Remark:
Restricted to system mode if r2 $=$ A 15 .

| DRN | Double right and normalize shift | DRN | P851M P852M | (Softw. sim.) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { P856M } \\ & \text { P857M } \end{aligned}$ |  |

Syntax: [label]..DRN $\quad$ r2

The A1 and A2 registers are treated as one 31-bit register. The contents are shifted right until a 1 -bit appears in the least significant position of the register. The sign bit is shifted to the right each time a shift takes place. The number of shifted postions is stored in register r2. The sign bit of A2 becomes zero.

Tupe function
T8


Concition register:

Unchanged

bit | 0 | 1 |  | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |  | $r 2$ |  | 0 |

Rernark:
Restricted to system mode if $\mathrm{r} 1=$ A15.

Syntax: [label]_ MVF 」r2

This instruction copies a string of consecutive words from one memory area into another area, beginning with the last location from the huffer to be copied towards the start address of that buffer. Should the buffer to be copied and the receiving buffer overlap, the user must take care not to ovenwrite the contents of the locations in the buffer to be copied. Use in that case the instruction MVB.

- register A1 must be loaded with the start address of the memory area to be copied.
- register A2 must be loaded with the start address of the receiving buffer.
- register 2 must contain the number of characters to be copted \{the number must be even and unsigned).
The execution of this instruction may be interrupted after arly word transter. When the interrupt is accepted the contents of the instruction counter, which is pointing to this instruction, are saved in the stack. The contents of A1 and A2 remain unchanged.

Register 2 contains the remaining number of characters to be transferred. The execution of this instruction is resumex when the interrupt has been serviced. When the execution is terminated A1 and A2 contain the initial values.

Tupe Function
TB $(r 2)-2 \rightarrow r 2, \|(A))+(r 2 H) \rightarrow(A 2)+(r 2)$

Condition register:

## Unchanged

bit

| 0 | 1 |  |  | 4 | 5 |  | 7 | 8 |  | 10 | 11 |  | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | $r 2$ |  | 0 |

Remark:

- When used in systum moder2-A15 or $\ddagger$ A15.
- When used in user mode r2 A A 15 .
- 2 2 must be $\neq 0$.

Syntax: [label]」MVB_r2
This instruction copies a string of consecutive words from one memory area into another area, beginning with the first location of the buffer to be copied towards the last location of that buffer. Should the buffer to be copied and the receiving buffer overlap, the user must take care not to overwrite the contents of locations in the buffer to be copied. Use in that case the instruction MVF.

- register A1 must contain the start address of the huffer to be copied.
- register A2 must contain the start address of the receiving buffer.
- register r2 must contain the number of characters to be copied. (The nurnber must be even and unsigned.l
The execution of this instruction may be interrupted after any word transfer. When the interrupt is accepted the contents of the instruction counter, which points to this instruction, are saved in the stack. The contents of registers A1 and A2 point to the first location to be transferred when resuming the execution. Register $\mathbf{r 2}$ contains the remaining number of characters to be transferred.
The execution of the instruction is resumed when the instruction interrupt has been serviced. When the execution is terminated A1 and A2 point to the first address after the buffer.

True Function
$T 8 \quad\{\langle\mathrm{~A}|\}|\quad| \mathrm{A} 2\}$

$$
\begin{aligned}
& \{r 2\}-2 \cdot r 2 ;|A 1|+2-A 1 ;|A 2\rangle+2 \cdot A 2 ;(|A|\rangle) \rightarrow(A 2) \\
& - \\
& 0-r 2 ;(A 1)+2 \rightarrow A 1:|A 2|+2 \rightarrow A 2
\end{aligned}
$$

Condition
register: Unchanged

bit | 0 | 1 | 4 | 5 |  | 7 | 8 | 9 | 10 | 11 | 14 |  | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | 12 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Remark:

- When used in system moxie r2 - A15 or i A15.
- When used in user mode r2 $\ddagger$ A15.
- 12 must be +0 .

Syntax: [label] ـMVUS ـ 12
This instruction is used to copy a table of consecutive words from a user area (sending buffer) to a system area (ruceiving buffer), beginning with the first location towards its last location.

- register Al must contain the logical start address (MMU) of the buffer to be copied.
- register A2 must contain the physical start address (NO MMU) of the receiving buffer.
- register r2 must be loaded with the number of characters to be copied. This number must be even and not signed.
The execution of this instruction may be interrupted after any word transfer. When the interrupt is accepted the contents of the instruction counter, which points to this instruction, are saved in the stack. The contents of A1 and A2 point to the first location to be transferred when the exccution is resumed.
Register 2 contains the remaining number of characters to be transferred.
The execution of this instruction is resumed when the interrupt is serviced.
When the execution is terminated A1 and A2 point to the first address after the receiving buffer.


Condition register:

Unchanged


Remark:

- When used in system moder2 $=$ A 15 or $\neq$ A 15 .
- When used in user mode r2 A 15 . In that case or if MMU is not available this instruction is the same as the MVB irstruction.
- r2 must be 70 .

Syntax: |label _ $_{1} \mathrm{MVSU}_{1}$, r2
This instruction is used to copy a table of consecutive words from a system area (sending buffer) to a user area (receiving buffer), beginning with the last location of the sending area towards the first location.

- register A 1 must contain the physical start address (NO MMUU) of the sending butfer.
- register A2 must contain tho logical start address (MMU) of the receiving bufter.
- register 2 must be loaded with the number of characters to be copied (this number must be even and unsigned).

The execution of this instruction may be interrupted after any word transfer. When the interrupt is accepted the contents of the instruction counter, which points to this instruction, are saved in the stack. The contents of registers A1 and A2 remain unchanged.

Register r2 contains the remaining number of characters to be transterred. The execution of the instruction is resumed when the interrupt is serviced. When the execution is terminated A1 and A2 contain their initial values.

## Type Function

T8

$$
\begin{aligned}
& \left.\begin{array}{l}
(r 2)-2 \rightarrow r 2, \\
- \\
- \\
0^{-} \rightarrow r 2
\end{array}(A 1)+(r 2)\right\} \rightarrow\{A 2) \cdot(r 2) \\
&
\end{aligned}
$$

Conelition
reg̣ister: Unchanged

bit | 0 | 1 |  |  | 4 | 5 |  | 7 | 8 |  | 10 | 11 |  | 14 | 15 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  | r2 |  | 0 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Remark:

- When used in system mode $\mathrm{r} 2=\mathrm{A} 15$ or $\$ \mathrm{~A} 15$.
- When used in user mode r2 + A15. In that case or if MMU is not available this instruction is the same as the MVF instruction.
- r2 must be $\ddagger 0$.

| WER |
| :---: | :---: |
| Write external register | | P851M |
| :--- |
| P852M |
| P856M |
| P857M |

Syntax: [label]」WER ᄂ r3, address
The contents of the register specified by 3 are transferred to the external register whose address is specified in bits 8-15. The contents of the register specified by r 3 and the condition register remain unchanged.
Two WER instructions must be used io send two control words, one contain ing a buffer address and the second one containing the number of words or characters to be transferred, to iwo registers on the I/O Processor.
Ist control word

| 0 | 1 | 2 | 3 | 4 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- |

where: bit $0=0$ if char mode
1 if word mode
bit $1=0$ if transfer is CU $\rightarrow$ MEM
1 if transfer is MEM $\rightarrow C U$
bits 2,3 are used to extend the memory address in 2nd control word to $>32 \mathrm{~K}$.
bits 4 through 15-transfer length in words or characters.
2nd control word

| 0 |  | 15 |
| :--- | :--- | :--- |

where: bits 0 through $14 \div$ memory address
bit 15 (if char. mode) $=0$ lefi hand character
1 right hand character
The layout of bits 8 through 15 of the WER instruction is:

| 0 | proc. address | sub-chan. address | $0 / 1$ |
| :---: | :---: | :---: | :---: |
| 8 | 9 | 11 | 12 |

bit $8=0$
bits 9 through 11 must be set to zero for the P851M \{only one processor connection.
On P852M, P856M or P857M it may be a number from 0 through 7.
bits 12 through 14 device address
bit $15=0$ WER instruction for the 1 st control word
1 WER instruction for the 2nd control viord
Note: When a device must be addressed via a multiple control unit card, specify the lowest address.

## Example:

Output on cassette
LDK A1./0084 Send 132 characters.
LOKL A2,BUFFER Take the contents of 'BUFFER'.
WER A1,'A The cassette has address / 05 and is connected to I/O Processor numero 0 . Bit $15=0$ 〈 1 st control word).
WER A2,'B Send the 2nd control word. Bit $15=1$.
Type Function

T8 $\quad|r 3| \rightarrow$ extern reg.

Condition
register:
Unchanged


Remark:

- r3 must be $\neq 0$.
- This instruction may only be used in system mode.

| RER |  |
| :--- | :--- |
| Read external register | P851M <br> P852M <br> P856M <br> P857M |

Syntax: [label]ـ RER 1_ r3. address $^{\text {r }}$
The contents of the external register, specified by its address, are transferred to the register specified by 3 . The contents of the external register remain unchanged. Bits 6 and 7 of the external register are copied to the condition register.
Through this instruction the user can check how many characters or words have been transferred.

Type Function
T8 (extern regl • r3
Condition
register: (extern reg 6,7) •CR

bit | 0 |
| :---: |
| 0 | 1

Remark:
" r3 must be $\neq 0$.

- This instruction may only be used in system mode.

```
Syntax: [label]`TLR_r2
```

This instruction loads 16 consecutive registers, TRO through TR 15, which are located on the MMU, with the contents of 16 consecutive memory locations, the first one being indicatod in register r2.

| Type | Function |  |
| :---: | :---: | :---: |
| T3 | ( $(\mathrm{r} 2)$ ) | $\rightarrow$ TRO |
|  | $($ (r2) +2$)$ | $\rightarrow$ TR1 |
|  | - |  |
|  | - |  |
|  | - ${ }^{-}$( ${ }^{\text {2 }}+15 \times 21$ |  |
|  | $((r 2)+15 \times 2)$ | $\rightarrow$ TR 15 |

Condition
register:
Unchanged


## Remark:

This instruction is restricted to system mode.

Syntax: [label]uTL[•]~ml, r2]
This instruction loads 16 consecutive registers, TR0 through TR 15, which are located on the MMU, with the contents of 16 consecutive memory locations.
The address of the first memory location is indicated by the effective memory address.

Type Function Syntax
T4 $\{m|\ldots| m+15 \times 2) \quad \rightarrow T R 0 \ldots$ TR15 TL m
T5 $(m+(r 2)) \ldots(m+(r 2)+15 \times 2) \rightarrow$ TR0..TR15 TL m, r2
T6 ( $(\mathrm{m})) . .(\{\mathrm{m})+15 \times 2) \rightarrow$ TR0..TR15 TL* m
T7 $(\{m+(r 2)\}) . .(\{m+\{r 2\})+15 \times 2\} \rightarrow$ TRO ..TR15 TL* m, r2

Condition
register: Unchanged

| 0 | 1 |  |  |  |  |  |  | 8 |  | 11 |  | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 |  |  | 0 | 0 | 0 | MD |  | r2 |  | 0 |

Remark:
This instruction is restricted to system mode.

Syntax: [label] $\boldsymbol{T} \mathrm{TSR}_{\mathrm{a}} \mathrm{r} 2$
This instruction places the contents of 16 consecutive registers. TRO through TR15, located on the MMU, in 16 consecutive memory locations. The first memory location is indicated by the contents of register r2.

Type function
T3 (TRO) $\rightarrow(\mathrm{r} 2)$
$(T R 1) \rightarrow(r 2)+2$
-
-
$($ TR15 $)-\{r 2\}+15 \times 2$
Condition
register: Unchanged

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  | r 2 |  | 1 |

Remark:
This instruction is restricted to system mode.

Syntax: [label]_TS[•]—ml, r2]
The contents of 16 consecutive registers, TR0 through TR15, located on the MMU, replace the contents of 16 memory locations. The first memory location is indicated by the effective memory address.

| Type | Function |  | Suntax |  |
| :---: | :---: | :---: | :---: | :---: |
| T4 | $\begin{aligned} & \text { (TRO) } \\ & \text { (TR1) } \end{aligned}$ | $\begin{aligned} & \rightarrow m \\ & \cdot m+2 \end{aligned}$ |  |  |
|  | (TR15) | $\rightarrow \mathrm{m}+15 \times 2$ | TS | m |
| T5 | (TRO) <br> (TR1) | $\begin{aligned} & \cdot m+(r 2) \\ & \cdot m+(r 2)+2 \end{aligned}$ |  |  |
|  | (TR15) | $\rightarrow m+(r 2)+15 \times 2$ | TS | m, r2 |
| T6 | (TRO) <br> (TR1) | $\begin{aligned} & \cdot(m) \\ & \cdot(m+2) \end{aligned}$ |  |  |
| T7 | (TR15) <br> (TRO) <br> (TRI) | $\begin{aligned} & \rightarrow\{m+15 \times 2\} \\ & \rightarrow\{m+\{r 2 \mid\} \\ & -\{m+\{r 2 \mid+2\} \end{aligned}$ | TS ${ }^{\circ}$ | m |
|  | (TR15) | $\rightarrow(m+\mid r 2)+15 \times 2)$ | TS* | m. 2 |

Condition
register: Unchanged

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 | 14 |  | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | MD | r 2 |  | 1 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |

Remark:
This instruction is restricted to system mode.
FLDR

Floating Point Loadiregister

## Syntax: [label]., FLDR., r2

The contents of three consecutive memory locations are loaded into three accumulators FPA 1, FPA2, FPA3 on the Floating Point Processor. The first memory location is indicated in the register r2.

Type Function
T3 $(\{r 2)\} \rightarrow$ FPA 1
$(\{r 2)+2\} \rightarrow$ FPA2
$\{(r 2)+4\} \rightarrow$ FPA 3

Condition register:
$C R=0$ if floating point operand $\square 0$ 1 if floating point operand $>0$ 2 if floating point operand $<0$
bit

| 0 | 1 | 1 | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  | $r 2$ |  | 0 |

Syntax: [label]_ FLD[•]-ml, r2]
The contents of three consecutive memory locations are loaded into three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor. The first memory location is indicated by the effective memory address.

| Type | Function |  | MD | Suntax |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T4 | ( m ) | - FPA1 | 10 | FLD | m |
|  | $(m+2)$ | $\rightarrow$ FPA2 |  |  |  |
|  | $(m+4)$ | $\rightarrow$ FPA3 |  |  |  |
| T5 | $(m+(r 2))$ | $\rightarrow$ FPA 1 | 10 | FLD | $m, ~ r 2$ |
|  | $(m+(r 2)+2)$ | $\rightarrow$ FPA2 |  |  |  |
|  | $\{\mathrm{m}+(\mathrm{r} 2)+4\rangle$ | $\rightarrow$ FPA3 |  |  |  |
| T6 | ( $(\mathrm{mb})$ | $\rightarrow$ FPA 1 | 11 | FLD* | m |
|  | $((\mathrm{m})+2)$ | $\rightarrow$ FPA2 |  |  |  |
|  | $((m)+4)$ | $\rightarrow$ FPA3 |  |  |  |
| T7 | $\{(m+(r 2)\}\}$ | - FPA1 | 11 | FLD* | m, ${ }^{2}$ |
|  | $((m+(r 2))+2)$ | $\rightarrow$ FPA2 |  |  |  |
|  | $((m+(t 2)\}+4)$ | $\rightarrow$ FPA3 |  |  |  |

Condition register:
$C R=0$ if floating point operand $r 0$
1 if floating point operand $>0$
2 if floating point operand $<0$ 3 unnormalized operand (operation aborted)
bit $\begin{gathered}0 \\ 0\end{gathered} 1$

Syntax: [label]」 FSTR - r2
The contents of three accumulators FPA1, FPA2 and FPA3 on the Floating Point Processor replace the contents of three consecutive memory locatiuns. The first location is indicated in register r2.

Type Function
T3 (FPA1) $\rightarrow$ (r2)
(FPA2) : (r2) +2
$($ FPA3 $) \cdot(\mathrm{r} 2)+4$

Condition
register: Unchanged

bit | 0 | 1 |  | 4 | 5 |  | 8 | 9 | 10 | 11 |  | 14 | 15 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  | 12 |  | 1 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Syntax: [|abc|]_FST[•]_ml, r2]
The contents of three accumulators FPA 1, FPA2 and FPA3 on the flasting point processor replace the contents of three consecutive memory locations. The first location is indicated by the effective memory address.


Condition register:

Unchanged


