



FM VOL: 1012	Processing Memory Unit 80 (PMU 80)	Document number
CHAPTER: 10	Element Performance Specification	SOF 22048
SECTION: -		Distribution
SUBSECT: -		Confidential

TITLE:	Processing Memory Unit 80 (PMU 80)
Maintenance:	M. Ginsberg
Department:	System Development
Date:	82-07-13

Prep. by: M. Ginsberg	WS11012(---)0	FMV 1012
Supersedes doc. no.		Date 820713
SOF.		Page 10.--.-/1
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		




All rights strictly reserved.  
Reproduction or issue to third parties in  
any form whatever is not permitted without  
written authority from the proprietors.

Alle Rechte ausdrücklich vorbehalten  
Vervielfältigung oder Mitteilung an Dritte,  
gleichgültig in welcher Form, ist ohne schriftliche  
Genehmigung des Eigentümers nicht gestattet.

Alle rechten uitdrukkelijk voorbehouden  
Vernieuwgeving of mededeeling aan derden,  
in welke vorm ook, is zonder schriftelijke  
toestemming van eigenaars niet geoorloofd.

FM VOL: 1012 Processing Memory Unit 80 (PMU 80)		Document number	L
CHAPTER: 11 RELEASE AND CHANGE DOCUMENT		SOF. SF	
SECTION:		Distribution	
SUBJECT:		Confidential	
Change Order	Originator: A. van Hoevelaken Date: 82.12.20	Registration number: 82.167	
<p><b>TITLE:</b> Change Order for FM VOL 1012</p> <p><b>DESCRIPTION:</b> see Configuration Index SOF. SF 24460 to 24464</p> <p><b>REASON:</b> Correction of two page numbers :</p> <p>10.3.1/39.1 to 10.3.2/1 and 10.3.1/39.2 to 10.3.2/1.1</p> <p><b>COMMENTS:</b></p> <p><i>Anders</i></p> <p>S. 10.3. 1/27 10.3. 1/8 10.3. 1/30 133 139</p> <p><i>Ch. van Haver</i></p>			
Prep. by:		FMV 1012	
Supersedes doc. no.	L	Date	821220
SOF. SF		Page	
Philips GmbH Werk für Daten- und Informationstechnik 5900 Siegen 31			



Alle Rechte ausdrücklich vorbehalten.  
Vervielfältigung oder Mitteilung an Dritte,  
Vergleichgültig in welcher Form, ist ohne schriftliche  
Genehmigung des Eigentümers nicht gestattet.

Alle rechten uitdrukkelijk voorbehouden.  
Vernieuwingsdijging of mededeling aan derden,  
in welke vorm ook, is zonder schriftelijke  
toestemming van eigenares niet geoorloofd.

5112 298 00183



FM VOL: 1012 Processing Memory Unit 80 (PMU 80)		Document number
CHAPTER: 10 Element Performance Specification		SOF 24460
SECTION: - Mailing List		Distribution
SUBSECT: -		Confidential

<u>Apeldoorn:</u>		<u>Eindhoven:</u>
Messrs.:		Mr.
Bospoort, W.v.d.	SSS-PAS	Schoot, H. v.d.
Callens, J.	SSS-PAS	
Giezeman, H.	SSS-PAS	
Eck, R. van	P&P	
Staalduinen, J.v.	DSS	
Thijssen, P.	DSS	
Tolsma,	DSS/SDT	
Vries, E.de	SSS	

<u>Eiserfeld:</u>	
Messrs.:	
Bach	3220
Dietrich	329
Dr. Eckardt	329
Ginsberg	3120
Henrichs	249
Hoevelaken, van	3150
Jörgens	659
Kabbe	3120
Klein	3150
Kramer	249
Ruby	219
Schaffrath	3120
Schmidt H.W.	3230
Schmücker	3140
Weidemann	3130
Werner	3120
Technical Library (3x)	3150

Prep. by: van Hoevelaken	WS11012 (10-- )1	FMV 1012
Supersedes doc. no.		Date 821220
SOF. 24188		Page 10.--./2

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 Processing Memory Unit 80 (PMU 80)	Document number
CHAPTER: 10 Element Performance Specification	SOF 24461
SECTION: - Configuration Index	Distribution
SUBJECT: -	Confidential

## Change Order

Page Number	Title	Doc.No	Sup.By	Sup.By	Sup.By	Sup.By	Sup.By
10.--/1	Title Page	22048					
10.--/2	Mailing List	22103	24187	24460			
10.--/3	Configuration Index	22049	24188	24461			
10.--/4	" "	22050	24189	24462			
10.0.-/1	Table of Contents	22051					
10.0.-/2	" " "	22052	24190				
10.1.-/1	Scope	22053					
10.2.-/1	Applicable Documents	22054					
	Requirements						
10.3.1/1	External Interfaces	22055					
10.3.1/2	" "	22056					
10.3.1/3	" "	22057					
10.3.1/4	" "	22058					
10.3.1/5	" "	22059					
10.3.1/6	" "	22060	24191				
10.3.1/7	" "	22061	24192				
10.3.1/8	" "	22062	24193				
10.3.1/9	" "	22063					
10.3.1/10	" "	22064	24194				
10.3.1/11	" "	22065	24195				
10.3.1/12	" "	22066	24196				
10.3.1/13	" "	22067					
10.3.1/14	" "	22068	24197				
10.3.1/15	" "	22069					
10.3.1/16	" "	22070					
10.3.1/17	" "	22071	24198				
10.3.1/18	" "	22072	24199				
10.3.1/19	" "	22073					
10.3.1/20	" "	22074					
10.3.1/21	" "	22075					
10.3.1/22	" "	22076					
10.3.1/23	" "	22077	24200				
10.3.1/24	" "	22078					
10.3.1/25	" "	22079					
10.3.1/26	" "	22080	24201				
10.3.1/27	" "	22081	24202				
10.3.1/28	" "	22082					

Prep. by: van Hoevelaken

WS11012 (10-- )2+3

FMV 1012

Supersedes doc. no.

Date 821220

SOF. 24188

Page 10.--./3

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 Processing Memory Unit 80 (PMU 80)					Document number		
CHAPTER: 10 Element Performance Specification					SOF 24462		
SECTION: - Configuration Index					Distribution		
SUBJECT: -					Confidential		

Change Order		82.071	82.159	82.167			
Page Number	Title	Doc.No	Sup.By	Sup.By	Sup.By	Sup.By	Sup.By
10.3.1/29	External Interface	22083	24203				
10.3.1/30	" "	22184	24204				
10.3.1/31	" "	22085	24205				
10.3.1/31.1	" "		24206				
10.3.1/31.2	" "		24207				
10.3.1/32	" "	22086					
10.3.1/33	" "	22087	24208				
10.3.1/34	" "	22088					
10.3.1/35	" "	22089					
10.3.1/36	" "	22090					
10.3.1/37	" "	22091	24209				
10.3.1/37.1	" "		24210				
10.3.1/38	" "	22092					
10.3.1/39	" "	22093	24211				
10.3.1/39.1	" "		24212	deletd			
10.3.1/39.2	" "		24213	deletd			
10.3.1/40	" "	22094					
10.3.1/41	" "	22095					
10.3.2/1	Performance	22096		24463			
10.3.2/1.1	"			24464			
10.3.2/2	"	22097					
10.3.2/3	"	22098					
10.3.2/4	"	22099					
10.3.3/1	Design Constraints	22100					
10.3.3/2	" "	22101					
10.4.-/1	Quality Assurance	22102					

Prep. by: van Hoevelaken	WS11012 (10-- )4+5	FMV 1012
Supersedes doc. no.		Date 821220
SOF. 24189		Page 10.-- /4
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80 CHAPTER: 10 Element Performance Specification SECTION: 0 Table of Contents SUBSECT: -		Document number <b>SOF</b> 22051 Distribution Confidential																																																												
<table border="0"> <tr><td>0</td><td>Table of Contents</td></tr> <tr><td>1</td><td>Scope</td></tr> <tr><td>2</td><td>Applicable Documents</td></tr> <tr><td>3</td><td>Requirements</td></tr> <tr><td>3.1</td><td>External Interfaces</td></tr> <tr><td>3.1.1</td><td>General</td></tr> <tr><td>3.1.2</td><td>Interface Hardware Software</td></tr> <tr><td>3.1.2.1</td><td>General</td></tr> <tr><td>3.1.2.2</td><td>Main Processing Unit</td></tr> <tr><td>3.1.2.2.1</td><td>Processor Instruction Set</td></tr> <tr><td>3.1.2.2.2</td><td>Main Processing Unit Addressing Capability</td></tr> <tr><td>3.1.2.2.3</td><td>Memory Mapping Unit</td></tr> <tr><td>3.1.2.2.3.1</td><td>Memory Mapping Example</td></tr> <tr><td>3.1.2.2.3.2</td><td>Memory Mapping Unit Block Diagram</td></tr> <tr><td>3.1.2.2.3.3</td><td>Physical Memory Map</td></tr> <tr><td>3.1.2.3</td><td>Local Memory</td></tr> <tr><td>3.1.2.4</td><td>System Support Functions</td></tr> <tr><td>3.1.2.4.1</td><td>Interrupt System</td></tr> <tr><td>3.1.2.4.2</td><td>Baud Rate Clock Generation and Real Time Clock</td></tr> <tr><td>3.1.2.4.3</td><td>Input/Output Control Ports</td></tr> <tr><td>3.1.2.5</td><td>Serial Interface Control</td></tr> <tr><td>3.1.2.6</td><td>Master Slave Control Port</td></tr> <tr><td>3.1.3</td><td>Interface Hardware - User</td></tr> <tr><td>3.1.4</td><td>Logical Interfaces</td></tr> <tr><td>3.1.4.1</td><td>EMM System Bus Interface</td></tr> <tr><td>3.1.4.2</td><td>Interface to Power Supply and Battery Back Up Unit</td></tr> <tr><td>3.1.4.2.1</td><td>Signal Definition</td></tr> <tr><td>3.1.4.3</td><td>Serial Interfaces</td></tr> <tr><td>3.1.4.3.1</td><td>Auxiliary V.24-Interface (DCE)</td></tr> <tr><td>3.1.4.3.2</td><td>V.24-Interface (DTE)</td></tr> </table>			0	Table of Contents	1	Scope	2	Applicable Documents	3	Requirements	3.1	External Interfaces	3.1.1	General	3.1.2	Interface Hardware Software	3.1.2.1	General	3.1.2.2	Main Processing Unit	3.1.2.2.1	Processor Instruction Set	3.1.2.2.2	Main Processing Unit Addressing Capability	3.1.2.2.3	Memory Mapping Unit	3.1.2.2.3.1	Memory Mapping Example	3.1.2.2.3.2	Memory Mapping Unit Block Diagram	3.1.2.2.3.3	Physical Memory Map	3.1.2.3	Local Memory	3.1.2.4	System Support Functions	3.1.2.4.1	Interrupt System	3.1.2.4.2	Baud Rate Clock Generation and Real Time Clock	3.1.2.4.3	Input/Output Control Ports	3.1.2.5	Serial Interface Control	3.1.2.6	Master Slave Control Port	3.1.3	Interface Hardware - User	3.1.4	Logical Interfaces	3.1.4.1	EMM System Bus Interface	3.1.4.2	Interface to Power Supply and Battery Back Up Unit	3.1.4.2.1	Signal Definition	3.1.4.3	Serial Interfaces	3.1.4.3.1	Auxiliary V.24-Interface (DCE)	3.1.4.3.2	V.24-Interface (DTE)
0	Table of Contents																																																													
1	Scope																																																													
2	Applicable Documents																																																													
3	Requirements																																																													
3.1	External Interfaces																																																													
3.1.1	General																																																													
3.1.2	Interface Hardware Software																																																													
3.1.2.1	General																																																													
3.1.2.2	Main Processing Unit																																																													
3.1.2.2.1	Processor Instruction Set																																																													
3.1.2.2.2	Main Processing Unit Addressing Capability																																																													
3.1.2.2.3	Memory Mapping Unit																																																													
3.1.2.2.3.1	Memory Mapping Example																																																													
3.1.2.2.3.2	Memory Mapping Unit Block Diagram																																																													
3.1.2.2.3.3	Physical Memory Map																																																													
3.1.2.3	Local Memory																																																													
3.1.2.4	System Support Functions																																																													
3.1.2.4.1	Interrupt System																																																													
3.1.2.4.2	Baud Rate Clock Generation and Real Time Clock																																																													
3.1.2.4.3	Input/Output Control Ports																																																													
3.1.2.5	Serial Interface Control																																																													
3.1.2.6	Master Slave Control Port																																																													
3.1.3	Interface Hardware - User																																																													
3.1.4	Logical Interfaces																																																													
3.1.4.1	EMM System Bus Interface																																																													
3.1.4.2	Interface to Power Supply and Battery Back Up Unit																																																													
3.1.4.2.1	Signal Definition																																																													
3.1.4.3	Serial Interfaces																																																													
3.1.4.3.1	Auxiliary V.24-Interface (DCE)																																																													
3.1.4.3.2	V.24-Interface (DTE)																																																													
Prep. by:	M. Ginsberg	WS11012(100-)1																																																												
Supersedes doc. no.	FMV 1012																																																													
SOF.	Date	320609																																																												
	Page	10.0-/1																																																												
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31																																																														

FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 24190
SECTION: 0 Table of Contents		Distribution
SUBJECT: -		Confidential
<p>3.1.5 Electrical Interfaces</p> <p>3.1.6 Mechanical Interfaces</p> <p>3.1.6.1 PCB Dimensions</p> <p>3.1.6.2 Connectors</p> <p>3.1.6.2.1 Pin Assignments</p> <p>3.1.7 Thermal Interfaces</p> <p>3.2 Performance</p> <p>3.2.1 General</p> <p>3.2.2 Performance Characteristics</p> <p>3.2.3 Operability</p> <p>3.2.3.1 Reliability</p> <p>3.2.3.2 Maintainability</p> <p>3.2.3.2.1 Maintenance and Repair Cycles</p> <p>3.2.3.2.2 Service and Access</p> <p>3.2.3.3 Useful Life</p> <p>3.2.3.4 Human Performance</p> <p>3.2.3.5 Safety</p> <p>3.2.4 Environment</p> <p>3.2.5 Storage, Transportability and Installation</p> <p>3.3 Design Constraints</p> <p>3.3.1 General</p> <p>3.3.2 Software Design Constraints</p> <p>3.3.3 Logical Design Constraints</p> <p>3.3.4 Electrical Design Constraints</p> <p>3.3.5 Mechanical Design Constraints</p> <p>3.3.6 Technological Design Constraints</p> <p>3.3.7 Thermal Design Constraints</p> <p>3.3.8 Test and Diagnostic Tools and Provisions</p> <p>4 Quality Assurance</p>		
Prep. by: M. Ginsberg	WS11012(100-)2	FMV 1012
Supersedes doc. no.		Date 821109
SOF.		Page 10.0-/2
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80 CHAPTER: 10 Element Performance Specification SECTION: 1 Scope SUBJECT: -		Document number <b>SOF 22053</b> Distribution Confidential
<p>1. <u>Scope</u></p> <p>This document specifies the hardware of the 8 bit Processor Memory Unit (PMU-80) to be used e.g. within P3500 system.</p> <p>The design shall be based on a Z80-A microprocessor.</p> <p>The PMU-80 shall be able to fulfill all functions required by the operating system "TurboDOS" *), e.g. it shall be able to act as "master" as well as "slave" and shall provide the following facilities:</p> <ul style="list-style-type: none"> <li>o an 8 bit wide local bus usable for autonomous internal operations</li> <li>o an 8 bit wide EMM-bus compatible interface,</li> <li>o an 64KB dual port RAM</li> <li>o an 4KB (8KB) (P)ROM</li> <li>o one serial interface to provide the connection of a V.24 Data Terminal Equipment (DTE) (R/6/)</li> <li>o one serial interface to provide the connection of a V.24 Data Circuit-Terminating Equipment (DCE) (R/6/)</li> </ul> <p>*) TurboDOS is a trademark of Software 2000 Inc.</p>		
Prep. by: M. Ginsberg Supersedes doc. no. <b>SOF.</b>	WS11012(101-)3	FMV 1012 Date 820713 Page 10.1-/1
Property of: <b>Philips Data Systems</b> · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80 CHAPTER: 10 Element Performance Specification SECTION: 2 Applicable Documents SUBSECT: -		Document number SOF 22054 Distribution Confidential
<p>2. <u>Applicable Documents</u></p> <p>R/0/ System Specification P3500</p> <p>R/1/ HPF Vol. 2108 EMM-System Bus Specification, ch. 10 EPS</p> <p>R/2/ DSS Vol. 8, Standard 4 Short Distance Interface, ch. 10 EPS</p> <p>R/3/ HPF Vol. 2138 PSU-WS 120, ch. 10 EPS</p> <p>R/4/ HPF Vol. 2125 Flexible Disk Controller 5"/8" (FLEXCO) ch. 10 EPS</p> <p>R/5/ ZILOG 1981 Data Book</p> <p>R/6/ CCITT Yellow Book, Vol. VIII Fascicle VIII.1</p>		
Prep. by: M. Ginsberg	WS11012(10.2-)4	FMV 1012
Supersedes doc. no. SOF.		Date 820609 Page 10.2-/1
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		

FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 22055  
Distribution  
Confidential

### 3. Requirements


#### 3.1 External Interfaces

##### 3.1.1 General

Figure 3.1-1 shows the external interfaces of PMU-80.

Figure 3.1-1

#### External Interfaces



- \*) only if PMU-80 acts as MASTER  
\*\*) only if PMU-80 acts as SLAVE

Prep. by: M. Ginsberg

WS11012(10.3.1)5

FMV 1012

Supersedes doc. no.

Date 820609

SOF.

Page 10.3.1/1

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 22056
SECTION: 3 Requirements		Distribution
SUBSECT: 1 External Interface		Confidential

3.1.2

Interface Hardware - Software

3.1.2.1

General

Figure 3.1.2-1 illustrates all functional modules represented at the Hardware-Software Interface.

- o Main Processor Unit
  - o o Z80-A CPU plus typical support components
  - o o Memory Mapping Unit
- o Local Memory
  - o o 4KB (8K8) (P)ROM
  - o o 64KB dyn. RAM
- o System Support Functions
  - o o Interrupt Control
  - o o Baud Rate Generation, Real Time Clock
  - o o Input/Output Control Ports
- o Serial Interface Control
- o Master-Slave Control Port

Prep. by: M. Ginsberg	WS11012(10.3.1)6	FMV 1012
Supersedes doc. no. SOF.		Date 820609 Page 10.3.1/2

Property of:  
**Philips Data Systems** · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31




FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 22057  
Distribution  
Confidential

Figure 3.1.2.1-1

Main modules represented at the  
Hardware-Software Interface



\*) if PMU-80 acts as MASTER

\*\*) if PMU-80 acts as SLAVE

Prep. by: M. Ginsberg

WS11012(10.3.1)7

FMV 1012

Supersedes doc. no.

Date 820609

SOF.

Page 10.3.1/3

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31

FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 22058
SECTION: 3 Requirements		Distribution
SUBJECT: 1 External Interface		Confidential

### 3.1.2.2 Main Processing Unit

The Main Processing Unit, based on a Z80-A CPU will be responsible for the execution of arithmetic, logical and I/O instructions as specified by the program, stored in the local memory, as well as

- o generating the required control signals to the memory or peripheral controllers situated on board or on separate cards via the system bus for memory - or I/O-access.
- o servicing the interrupt request coming from interrupt system
- o granting system bus control respectively local bus control to any DMA device, wishing to use the system bus respectively the local bus.
- o extending of the 64KB address space of the Z80-A CPU to 1MB using a memory mapping mechanism (see ch. 3.1.2).
- o resolving of System hang up if bus time out occurs.

Prep. by J. Ginsberg	WS11012(10.3.1)8	FMV 1012
Supersedes doc. no.		Date 320609
SOF.		Page 10.3.1/4

**Property of:**  
**Philips Data Systems** · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 22059
SECTION: 3 Requirements		Distribution
SUBJECT: 1 External Interface		Confidential

3.1.2.2.1      Processor Instruction Set

The processor instruction set is defined by the Z80-A CPU.

For description of the instruction set as well as all other relevant informations see /R5/.

Prep. by H. Ginsberg	WS11012(10.3.1)9	FMV 1012
Supersedes doc. no. SOF.		Date 820609 Page 10.3.1/5

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31

FM VOL: 1012 PMU 80 CHAPTER: 10 Element Performance Specification SECTION: 3 Requirements SUBSECT: 1 External Interface		Document number <b>SOF</b> 24191 Distribution Confidential
<p>3.1.2.2.2      <u>Main Processing Unit Addressing Capabilty</u></p> <p>The Z80-A CPU is able to address</p> <ul style="list-style-type: none"> <li>o up to 64KB memory (logical address space)</li> <li>o up to 256 <del>Byte</del> input/output registers</li> </ul> <p>The memory addressing capability will be extendable up to 1MB by use of a memory mapping unit (see ch. 3.1.2.2.3).</p> <p>It should be noticed that the whole I/O address space is split up into parts which are reserved for certain purposes and are protected against unauthorized accesses:</p> <ul style="list-style-type: none"> <li>o local I/O area</li> <li>only accessable by local CPU</li> <li>o system I/O area</li> <li>only accessable by a PMU-80 which acts as master. It contains the I/O areas of the "common resources".</li> </ul>		
Prep. by M. Ginsberg	WS11012(10.3.1)10	FMV 1012
Supersedes doc. no. SOF.		Date 821109 Page 10.3.1/6
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 24192  
Distribution  
Confidential

Figure 3.1.2.2.2-1

PMU-80 I/O address space

address	assignment		accessible by
00H - 03H	Z80-A SIO ( <i>Serial Input/Output Controller</i> )	local I/O area	local CPU (master or slave)
04H - 07H	Z80-A CTC ( <i>Counter/Timer Circuit</i> )		
08H - 1FH	reserved		
20H - 23H	loc.I/O cont.ports		
24H	mem.mapp.port		
28H - 3FH	master-slave interrupt <i>reset</i> reserved	syst. I/O area	master PMU, <i>241109</i>
40H-41H	master control port **)		
42H - 5FH	master- slave control ports		
60H - 6FH	DMA contr.reg. *)		
70H - 7FH	reserved		
80H - 82H	SASI-port *)		
88H - 8AH	operator panel *)		
90H - 9FH	reserved		
A0H - AEH	flex.disk contr. *)		
B0H - FFH	reserved		

\*) accessed via EMM-Bus

\*\*) allows a master to access its own control port

Prep. by: M. Ginsberg

WS11012(10.3.1)11

FMV 1012

Supersedes doc. no.

Date 821109

SOF.

Page 10.3.1/7

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number

SOF 24193

Distribution

Confidential

### 3.1.2.2.3 Memory Mapping Unit

*EXMAC - Program - load*

The Z80-A offers an addressing capability of 64KB. But the PMU-80, if it accesses to its own IPL-ROM or if it acts as master module, needs more than 64KB address space.

So, its own logical address space is split up into 16 pages of 4KB and one of these (either page 0 (after master reset) or page 1 according to the table below) can be mapped into a 1MB physical address space.

Dependent on two control port bits EXMAC = external memory access and MAPEN = memory mapping enable the address extension can be restricted to local memory or can be related to system memory according to the table below.

EXMAC	MAPEN	access to	via log address space
0	0	local memory, IPL ROM	0-0FFFH (page 0)
0	1	local memory extension	1000H-1FFFH (page 1)
1	0	local memory (phys. = log. address)	
1	1	system memory*)	1000H-1FFFH (page 1)

\*) It should be mentioned that there is no possibility to access own local memory via this state.

The initial state of EXMAC and MAPEN after reset is zero.

For physical memory map see ch. 3.1.2.2.3.3

*SP* After master reset automatically the highest 4KB page of local physical address space will be accessed.

Prep. by M. Ginsberg	WS11012(10.3.1)12	FMV 1012
Supersedes doc. no. SOF.		Date 821209 Page 10.3.1/8
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 22063  
Distribution  
Confidential

### 3.1.2.2.3.1 Memory Mapping Port

The Memory Mapping Port, which contains the most significant address bits of the physical address is located on address 24H and is loadable only.

It's bit assignment is shown below.




Figure 3.1.2.2.3.-1

Bit Assignment of the memory mapping port

Prep. by H. Ginsberg

WS11012(10.3.1)13

FMV 1012

Supersedes doc. no.

Date 320609

SOF.

Page 10.3.1/9

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80

CHAPTER: 10 Element Performance Specification

SECTION: 3 Requirements

SUBSECT: 1 External Interface


Document number

SOF 24194

Distribution

Confidential

### 3.1.2.2.4 Memory Mapping Example



Prep. by: M. Ginsberg

WS11012(10.3.1)14

FMV 1012

Supersedes doc. no.

Date 821209

SOF.

Page 10.3.1/10

Property of:


Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 24195  
Distribution  
Confidential

### 3.1.2.2.3.2 Memory Mapping Unit Blockdiagram



The MMU Port is an 8 bit wide output control port. The decoder circuit DEC detects a memory access to logical address space either 0-0FFFH (Mapen = 0, EXMAC = 0) or 1000H-1FFFH (Mapen = 1, EXMAC = X) and disables/enables the buffer respectively the MMU-Port dependent of the status of MAPEN and EXMAC.

Prep. by M. Ginsberg

WS11012(10.3.1)15

FMV 1012

Supersedes doc. no.

Date 821109

SOF.

Page 10.3.1/11

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31




FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
24196  
SOF  
Distribution  
Confidential

### 3.1.2.2.3.3 Physical Memory Map

#### a) local memory



EXMAC = 0  
MAPEN = X

EXMAC = 1  
MAPEN = 0

Prep. by M. Ginsberg

WS11012(10.3.1)16

FMV 1012

Supersedes doc. no.

Date 821109

SOF.

Page 10.3.1/12

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31

FM VOL: 1012 PHU: 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 22067  
Distribution  
Confidential

### 3.1.2.2.3.3 Physical Memory Map (cont'd)

#### b) system memory

F0000	64KB Segment 15	FFFFFF	Slave module 15
E0000		EEFFFF	Slave module 14
10000	64KB Segment 1	1FFFFF	Slave module 1
0000	64KB Segment 0	0FFFFF	

The system memory address space of 1MB will be divided into 16 segments, with a size of 64 KB each.

The local 64KB RAM area of every module is assigned to a certain segment of the system memory address space according to the schematic above.

The module number will be determined via the backpanel plug.

Prep. by: M. Ginsberg	WS11012(10.3.1)17	FMV 1012
Supersedes doc. no. SOF.		Date 820609 Page 10.3.1/13
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80 CHAPTER: 10 Element Performance Specification SECTION: 3 Requirements SUBSECT: 1 External Interface		Document number SOF 24197
		Distribution Confidential
<p>3.1.2.3      <u>Local Memory</u></p> <p>The local memory consists of</p> <p>8 KB      (P)ROM and          64 KB      dynamical RAM.</p> <p>The ROM-part is assigned to memory address FE000H till FFFFFH.</p> <p>Read accesses to even page numbers deliver the contents of FE000-FEFFFFH, read accesses to odd page numbers deliver the contents of FF000H-FFFFFH.</p> <p>A write into memory address space F0000H-FFFFFH has no meaning.</p> <p>Start address of bootstrap program is FF000H.</p> <p>The RAM-part is located from address 0 till 0FFFFH.</p> <p>The RAM will be powered up when the system has been switched off and a battery back up unit and a battery or the mains are available.</p> <p>The input control port signal "Automatic Restart Enable" (BARE) indicates whether the memory has been powered up or not during the last system off state.</p> <p>See also 3.1.2.2.3.3 a) local memory map.</p>		
Prep. by: M. Ginsberg	WS11012(10.3.1)18	FMV 1012
Supersedes doc. no. SOF.		Date 821109 Page 10.3.1/14
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		





FM VOL: 1012 PMU 80	Document number
CHAPTER: 10 Element Performance Specification	SOF 22069
SECTION: 3 Requirements	Distribution
SUBSECT: 1 External Interface	Confidential

### 3.1.2.4 System Support Functions

System support functions in this meaning are

- o Interrupt System
- o Baud Rate Generator and Real Time Clock
- o Input Output Control Ports.

#### 3.1.2.4.1 Interrupt System

The PMU-80 shall be able to handle a number of maskable, asynchronous interrupts, created by I/O modules or peripheral controllers external.

The non maskable interrupt input of the Z80-A CPU will not be used.

Every interrupt is assigned by type code that identifies it to the CPU. The type code is used by the CPU to point to a location in a memory based interrupt vector table containing the address of the interrupt routine.

The interrupt system shall be able to use all the interrupt control functions offered by the ZILOG-type peripheral controllers as Z80-A CTC, Z80-A SIO and shall have an interrupt control module to provide handling of 8 additional single ended interrupt lines.

Prep. by: H. Ginsberg	WS11012(10.3.1)19	FMV 1012
Supersedes doc. no.		Date 820609
SOF.		Page 10.3.1/15

FM VOL: 1012 PHU 80

CHAPTER: 10 Element Performance Specification

SECTION: 3 Requirements

SUBJECT: 1 External Interface

Document number

SOF 22070

Distribution

Confidential

For detailed description of the interrupt facilities of Z80-A CTC, Z80-A SIO see app. A1, A2, A3 and ch. 3.1.2.5.

The interrupt control module shall have a priority encoder to encode the 8 single ended interrupt lines NIR 0-7 and shall be able to deliver the interrupt type code on the local bus, when the Z80-A performs an interrupt acknowledge cycle.

The interrupt lines have to be of level triggered nature.

Interrupt line NIR 3 can be disabled by control port 2 bit 4 "Terminal off Line Interrupt disable".

Only a master type of PMU-80 is able to react on interrupt lines NIR 4 - NIR 7. But both, master- as well as slave-types of PMU-80 are able to react on interrupt lines NIR 0 - NIR 3.

NIR 4 - NIR 7 are identical with EMM-Bus lines NIR 4 - NIR 7.

NIR 0 - NIR 3 are reserved for local interrupt sources.

NIR 3 is assigned to Terminal off line

NIR 2 is assigned to Command interrupt from master.

NIR 0 is assigned to Power Failure Interrupt and can be disabled by control port 2, bit 0 "Power Failure Interrupt Inhibit".

The interrupt priority scheme is shown in table 3.1.2.4.1-1.

Prep. by M. Ginsberg

WS11012(10.3.1)20

FMV 1012

Supersedes doc. no.

Date 820609

SOF.

Page 10.3.1/16

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface

Document number  
SOF 24198  
Distribution  
Confidential

Table 3.1.2.4.1-1

PMU-80 Interrupt Lines

<u>Interrupt</u>	<u>Vector.Nr.</u>	<u>Source</u>	<u>Priority</u>
Real Time Clock	*)	Channel 3, Z80-A CTC	highest
SIO-Interrupts acc. to initializ. of Z80-A SIO/2	*)	Z80-A SIO/2	
NIR 0	10	Power Failure Line	
1	12	reserved	
2	14	Master/Slave Control Port	
3	16	Power off	
4	18	SASI-Port	
5	1A	reserved	
6	1C	reserved	
NIR 7	1E	Flexible Disk Control	lowest

\*) depends on initializing of CTC respectively SIO.

Prep. by M. Ginsberg

WS11012(10.3.1)21

FMV 1012

Supersedes doc. no.

Date 821109

SOF.

Page 10.3.1/17

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31




FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 24199  
Distribution  
Confidential

Fig. 3.1.2.4.1-1

PMU-80 Interrupt System



Prep. by M. Ginsberg

WS11012(10.3.1)22

FMV 1012

Supersedes doc. no.

Date 821109

SOF.

Page 10.3.1/18

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31

FM VOL: 1012 PMU 90

CHAPTER: 10 Element Performance Specification

SECTION: 3 Requirements

SUBJECT: 1 External Interface

Document number

SOF 22073

Distribution

Confidential

### 3.1.2.4.2 Baud Rate Clock Generation and Real Time Clock

Baud Rate Clock Generation and Real Time Clock shall be performed by a Z80-A CTC.

Its internal registers are assigned to the following addresses:

Channel 0:	04H
1:	05H
2:	06H
3:	07H

Channel 0 functions as Baud Rate Clock Generator of the V.24 interface (if internal baud rate clock is required),

Channel 1 functions as Baud Rate Clock Generator of the Auxiliary V.24 interface,

Channel 2 is reserved, and

Channel 3 functions as Real Time clock Generator.

At the Clock/Trigger Inputs of all channels a frequency of 921,6 KHz will be applied.

Prep. by: Ginsberg

WS11012(10.3.1)23

FMV 1012

Supersedes doc. no.

Date 820609

SOF.

Page 10.3.1/19

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface

Document number  
SOF 22074  
Distribution  
Confidential

After master reset the following initialization should be done:

## Channel 0

address 04H

Normally not used (see chapter 3.1.4.3.2).

But if used, it should be noticed, that its output frequency will be divided by two, to produce a signal element timing with a 50% duty cycle.

## Channel 1


address 05H

### 1. Channel Control Word:

-----

commands:

- ☐ Interrupt disable
- ☐ counter mode selected
- ☐ trigger on rising edge of CLK/TRG
- ☐ time constant follows
- ☐ software reset
- ☐ control word identification



Prep. by M. Ginsberg	WS11012(10.3.1)24	FMV 1012
Supersedes doc. no. SOF.		Date 820609 Page 10.3.1/20
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80  
 CHAPTER: 10 Element Performance Specification  
 SECTION: 3 Requirements  
 SUBJECT: 1 External Interface

Document number  
 SOF 22075  
 Distribution  
 Confidential

2. Time Constant Word: address 05H

-----

19,200 KB: 03H  
 9,600 KB: 06H  
 4,800 KB: 0CH  
 2,400 KB: 18H  
 1,200 KB: 30H

To calculate the frequency of the Baud Rate Clock the following formula must be applied:

$$f = 921.6 \text{ KHz} : \text{time constant word BRC}$$

Channel 2

address 06H

not used

Channel 3

1. Interrupt Vector Word: address 04H

-----

MSB  
 D7  
 LSB  
 D0

INTER. NR.	x	x	0

The interrupt vector word contains the interrupt number on its bits D3-D7. D0 has to be zero D1, D2 are don't care.

Prep. by H. Ginsberg	WS11012(10.3.1)25	FMV 1012
Supersedes doc. no.		Date 820609
SOF.		Page 10.3.1/21
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		

FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface


Document number  
SOF 22076  
Distribution  
Confidential

## Channel 3 cont'd

### 2. Channel Control Word:

address 07H

-----  
commands if active:  
interrupt enable  
timer mode selected  
prescaler value 256  
TR6 edge selection  
automatic timer trigger  
time constant follows  
Software reset  
control word



### 3. Time Constant Word:

address 07H

-----  
To calculate the frequency of RTC the following formula must  
be applied:

$$f_{\text{RTC}} = \frac{3.6864 \text{ MHz}}{\text{presc. fact} \times \text{time const. word}}$$

Prep. by J. Ginsberg

WS11012(10.3.1)26

FMV 1012

Supersedes doc. no.

Date 820609

SOF.

Page 10.3.1/22

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31





FM VOL: 1012 PMU 80	Document number
CHAPTER: 10 Element Performance Specification	SOF 24200
SECTION: 3 Requirements	Distribution
SUBJECT: 1 External Interface	Confidential

### 3.1.2.4.3 Input/Output Control Ports

Control port 1

-----  
Address: 20H, Input Port

	Bit	7	6	5	4	3	2	1	0
states if active									
a) Data Set Ready (107) (V.24 Interf.)	1								
a) Test Indicator (V.24 Interf.)			1						
1) "Remote Power On" (108.2)(aux.V24 Interf.)					1				
Data terminal Ready (108.2)(aux.V24 interf.)									
2) Master Identification						1			
3) "Remote Power On" (109 or 125)(V.24 Interface)							1		
4) Memory not maintained								1	
5) No IPL requested									1
6) Power Failure Not									
a) This bits reflect status lines of the V.24 interface									
1) Indicates the "Remote Power On" condition of aux. V.24 Interf.									
2) Indicates that the PMU-80 acts as master.									
3) Indicates the "Remote Power On" condition of V.24 Interface.									
4) Memory was not powered up during the last system off time.									
5) Master/Slave Control Port Bit									
6) Reflects the state of Power Failure Line (for test purpose only).									

Prep. by M. Ginsberg	WS11012(10.3.1)27	FMV 1012
Supersedes doc. no.		Date 821109
SOF.		Page 10.3.1/23
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		

FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface

Document number  
SOF 22078  
Distribution  
Confidential

## Control Port 2

-----

Address: 20H, Output Port, loadable only,  
cleared after master reset (zero)

Commands if active:

- |                                       | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Test LED off 7                        | 1     |       |       |       |       |       |       |       |
| 1) Remote loop on (V.24 Interf.) 6    |       | 1     |       |       |       |       |       |       |
| 1) Local loop on (V.24 Interf.) 5     |       |       | 1     |       |       |       |       |       |
| Terminal off line interrupt disable 4 |       |       |       | 1     |       |       |       |       |
| 2) System Memory access enable 3      |       |       |       |       | 1     |       |       |       |
| 2) Memory mapping unit enable 2       |       |       |       |       |       | 1     |       |       |
| 3) Power off 1                        |       |       |       |       |       |       | 1     |       |
| Power failure interrupt inhibit 0     |       |       |       |       |       |       |       | 1     |
- 1) Control bits of the V.24 Interface
- 2) Combination of the two bits determines the several modes of memory access:

Bit 3	Bit 2	access to
0	0	local memory, IPL ROM
0	1	local memory, extension
1	0	local memory, (phys. = log. address)
1	1	system memory

3) Should only be used by master modules.

Prep. by: H. Ginsberg	WS11012(10.3.1)23	FMV 1012
Supersedes doc. no.		Date 820609
SOF.		Page 10.3.1/24
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PIU 30  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 22079  
Distribution  
Confidential

## Control Port 3

-----

Address: 28H virtual output port,  
accessible by an output command only,  
contents: don't care

Control port 3 must be used to clear a master/slave command  
interrupt.

It is a virtual port, i.e. an output command into address 28H  
causes a reset signal on the master/slave command interrupt flip  
flop.

Accessing of this port should be done typically within a  
master/slave command interrupt service routine.

Prep. by: H. Ginsberg	WS11012(10.3.1)23.1	FMV 1012
Supersedes doc. no. SOF.		Date 320609 Page 10.3.1/25
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		

FM VOL: 1012 PMU 80 CHAPTER: 10 Element Performance Specification SECTION: 3 Requirements SUBSECT: 1 External Interface		Document number SOF 24201 Distribution Confidential																																				
<p><b>3.1.2.5 <u>Serial Interface Control</u></b></p> <p>The PMU-80 shall provide two external interfaces from type of V.24/V.28 according to R/6/. These two interfaces will be controlled by the Dual USART Z80A-SIO/2.</p> <p>Channel A shall support the V.24-interface (DTE) and channel B shall support auxiliary V.24-interface (DCE).</p> <p>Interface A shall be able to act as "DTE" and to handle the following V.24 circuits.</p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; width: 30%;">V.24 circuit</th> <th style="text-align: left; width: 40%;">corresponding bit of SIO's control/status register</th> </tr> </thead> <tbody> <tr><td>101</td><td>-</td></tr> <tr><td>102</td><td>-</td></tr> <tr><td>103</td><td>-</td></tr> <tr><td>104</td><td>-</td></tr> <tr><td>105</td><td>RTS</td></tr> <tr><td>106</td><td>CTS</td></tr> <tr><td>107 (see note 1)</td><td>DSR (bit of control port 2)</td></tr> <tr><td>108.2 (see note 2)</td><td>DTR</td></tr> <tr><td>109 (see 3.1.4.2.1, RPON)</td><td>DCD</td></tr> <tr><td>111</td><td>-</td></tr> <tr><td>113</td><td>-</td></tr> <tr><td>114</td><td>-</td></tr> <tr><td>115</td><td>-</td></tr> <tr><td>125 (see 3.1.4.2.1, RPON)</td><td>SYNC/HUNT</td></tr> <tr><td>140</td><td>-</td></tr> <tr><td>141 )</td><td>bits of control</td></tr> <tr><td>142 )</td><td>port 1 (2)</td></tr> </tbody> </table> <p>Notes: 1) On-condition is indicated via a LED on the operator panel of the STOM0.</p> <p>2) Circuit can be set to off-condition by the operator via a switch (see 3.1.3.2).</p>			V.24 circuit	corresponding bit of SIO's control/status register	101	-	102	-	103	-	104	-	105	RTS	106	CTS	107 (see note 1)	DSR (bit of control port 2)	108.2 (see note 2)	DTR	109 (see 3.1.4.2.1, RPON)	DCD	111	-	113	-	114	-	115	-	125 (see 3.1.4.2.1, RPON)	SYNC/HUNT	140	-	141 )	bits of control	142 )	port 1 (2)
V.24 circuit	corresponding bit of SIO's control/status register																																					
101	-																																					
102	-																																					
103	-																																					
104	-																																					
105	RTS																																					
106	CTS																																					
107 (see note 1)	DSR (bit of control port 2)																																					
108.2 (see note 2)	DTR																																					
109 (see 3.1.4.2.1, RPON)	DCD																																					
111	-																																					
113	-																																					
114	-																																					
115	-																																					
125 (see 3.1.4.2.1, RPON)	SYNC/HUNT																																					
140	-																																					
141 )	bits of control																																					
142 )	port 1 (2)																																					
Prep. by M. Ginsberg	WS11012(10.3.1)29	FMV 1012																																				
Supersedes doc. no. SOF.		Date 821109 Page 10.3.1/26																																				
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31																																						



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface

Document number  
**SOF** 24202  
Distribution  
Confidential

Interface B shall act as "DCE" and shall be able to handle the following subset of V.24 circuits

V.24 circuit	corresponds to SIO's control/status register
101	-
102	-
103	-
104	-
105 (see note)	-
108.2 (see 3.1.4.2.1, RPON)	CTS
106	DTR
107	-

Note: Circuit 107 will be the looped circuit 108.2.  
Circuit 105 will not be interpreted.  
This selection of circuits was made in order to implement a simple aux. V.24-interface and to have the possibility to control the SDI as given with (R/2/).  
In both cases the same 1:1 connection cable may be used.

Data Exchange shall be interrupt driven using the interrupt facilities of Z80-A SIO/2.

The internal registers shall be represented at the HSI as a set as listed below:

<u>Address</u>	<u>Register</u>
00H	data register ch. A
01H	data register ch. B
02H	command reg. ch. A
0302H	command reg. ch. B

Prep. by M. Ginsberg	WS11012(10.3.1)29.1	FMV 1012
Supersedes doc. no.		Date 821109
SOF.		Page 10.3.1/27
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 22082
SECTION: 3 Requirements		Distribution
SUBJECT: 1 External Interface		Confidential

The handling of the internal register set is described in A3.

After system reset both channels have to be initialized (see A3).

Standard Initialization values are as follows

- o Auxiliary V.24-Interface (DCE) t.b.s.
- o V.24-Interface (DTE) t.b.s.

Prep. by: J. Ginsberg	WS11012(10.3.1)30	FHV 1012
Supersedes doc. no.		Date 820609
SOF.		Page 10.3.1/28

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31

FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 24203  
Distribution  
Confidential

### 3.1.2.6 Master-Slave Control Port

The PMU-80 shall be equipped with a master-slave control port, which allows a master type of PMU to set up special control lines to a certain slave.

It is directly connected to the system bus. So, there is no need for the master to get control of the slave's local bus, if it wants to load a certain master-slave control port.


The ports are located from

- 40 - master
- 42 - slave 1
- 44 - slave 2
- till
- 5E - slave 15

The bit assignment is as follows:

c.f.e.

- 1) handshaking interrupt
- 2) IPL requested
- 3) Selective master reset



After power on the port is cleared to zero, but it won't be influenced by its own selective reset signal.

Prep. by M. Ginsberg

WS11012(10.3.1)31

FMV 1012

Supersedes doc. no.

Date 821109

SOF.

Page 10.3.1/29

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80	Document number
CHAPTER: 10 Element Performance Specification	SOF 24204
SECTION: 3 Requirements	Distribution
SUBSECT: 1 External Interface	Confidential

## Notes:

- 1) This bit must be set and immediately reset by the master module, to indicate, that the slaves command register or message buffer has been loaded. It causes an interrupt to the slave module.  
(see also ch. 3.1.2.4.3, control port 3)
- 2) This bit is available on control port 1 and causes the slave to request an IPL.
- 3) This bit resets all the logic of the PMU, excluded the master slave control port and must be active for a time of at least 30 micro seconds.

*Ulu formulier*

Prep. by M. Ginsberg	WS11012(10.3.1)32	FMV 1012
Supersedes doc. no.		Date 821109
SOF.		Page 10.3.1/30
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		





FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface

Document number  
SOF 24205  
Distribution  
Confidential

### 3.1.3 Interface Hardware - User

#### 3.1.3.1 Inside Test Indication


To indicate the state of the inside test, there is a Test LED available (see ch. 3.1.2.4.3, 3.3.8).

#### 3.1.3.2 Hardware Straps

The hardware straps are located on the PCB according to figure 3.1.3-1.

Fig. 3.1.3-1

PMU 80 Hardware Straps



Prep. by: M. Ginsberg

A631012 (10.3.1/31)1

FMV 1012

Supersedes doc. no.

Date 821109

SOF.

Page 10.3.1/31

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 24206
SECTION: 3 Requirements		Distribution
SUBJECT: 1 External Interface		Confidential

3.1.3.2 Hardware Straps Cont'd

The assignment is as follows:

W1: Selection of Bus Clock Source  
default: not mounted

W2,W3: Tx, Rx - clock selection of V.24 interface  
default: internal clock selected according to fig. 3.1.3- 1

W4: Remote Power On via 108.2 of aux. V.24 interface  
default: mounted on slaves, not mounted on masters

W5,W6,W7,W8: Offer interruption possibility of the  
following lines: NM1, NRFSH, NBACK, NHALT.  
This feature will be used for service test  
purposes.  
default: mounted

W9: Remote Power On via circuit 125 of V.24 interface  
default: not mounted

W10: Remote Power On via circuit 109 of V.24 interface  
default: not mounted

S1: Will be used to switch off circuit 108.2 of V.24  
interface  
default: On.

Prep. by: M. Ginsberg	A631012 (10.3.1/31.1)2	FMV 1012
Supersedes doc. no.		Date 821109
SOF.		Page 10.3.1/31.1

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 24207
SECTION: 3 Requirements		Distribution
SUBJECT: 1 External Interface		Confidential

### 3.1.3.3 Special Logic Lines

The bus connector should contain four special logic lines SLL0-SLL3 to define a certain device number to every PMU. This provides determination of device number dependent on the backpanel slot the PCB has been mounted.

For P3500 the following assignment exist:

SLL0	SLL1	SLL2	SLL3	
H	H	H	H	master
L	H	H	H	slave 1
H	L	H	H	slave 2
L	L	H	H	slave 3
		.		
		.		
		.		
L	L	L	L	slave 15

Prep. by: M. Ginsberg	A631012 (10.3.1/31.2)3	FMV 1012
Supersedes doc. no.		Date 821109
SOF.		Page 10.3.1/31.2
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 22086
SECTION: 3 Requirements		Distribution
SUBJECT: 1 External Interface		Confidential

3.1.4.2 Interface to Power Supply and Battery Back Up Unit

The logical interface to PSU/BBU shall provide the following functions:

- o master reset for all logic circuits
- o power failure indication to support power break down handling
- o software controlled power off (planned power off)
- o remote power on
- o surveillance of BBU status during power off

These functions will be realized by the following signals:

- o RSLN                      reset line not
- o PWFN                      power failure not
- o RPON                      remote power on  
                                 (planned power off)
- o BARE                      battery was off/automatic restart enable.

Prep. by: Ginsberg	WS11012(10.3.1)34	FMV 1012
Supersedes doc. no.		Date 820609
SOF.		Page 10.3.1/32

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface

Document number  
SOF 24208  
Distribution  
Confidential

### 3.1.4.2.1 Signal Definitions

RSLN services as reset signal for all logic circuits to avoid misoperating during switch on and switch off.

PWFN indicates a power failure, i.e. the main voltage has come below its minimum value and causes the system to start special save routines.

RPON is used to switch on the system remotely via

- serial interface A circuit 125 (ring indicator) in case of a switched line.
- serial interface A circuit 109 (data carrier defect) in case of a fixed line.
- serial interface B circuit 108.2 (data terminal ready) if the directly connected terminal is not a printer only.

The wanted function is strapped via jumpers (see 3.1.3.2).

A high level RPON switches on the PSU. A low level RPON, caused by an output port control bit, switches off the system.

BARE reflects the status of the battery back up unit during system off state. Its status will be updated only when RSLN changes from active to inactive state and is available as input signal on the input control port.

Figure 3.1.4.-1<sup>2</sup> gives a rough information about the timing requirements.

For all detailed informations see R/4/.

Prep. by: M. Ginsberg	WS11012(10.3.1)35	FMV 1012
Supersedes doc. no. SOF.		Date 821109 Page 10.3.1/33
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		




FM VOL: 1012 PMU 30  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface

Document number  
SOF 22088  
Distribution  
Confidential

Figure 3.1.4.2-1

Power on/off Sequencing (planned on/off)



\* min hold time as long as +4,75V level is not reached.

Prep. by: Ginsberg

WS11012(10.3.1)35

FMV 1012

Supersedes doc. no.

Date 320609

SOF.

Page 10.3.1/34

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31




FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 22089  
Distribution  
Confidential

Figure 3.1.4.2-2

Power Break Down / Restart



Prep. by: Ginsberg

WS11012(10.3.1)37

FMV 1012

Supersedes doc. no.

Date 820609

SOF.

Page 10.3.1/35

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 22090  
Distribution  
Confidential

### 3.1.4.3 Serial Interfaces

#### 3.1.4.3.1 Auxiliary V.24-Interface (DCE)

The following circuits are provided at plug 8.

101	*)	108.2
102		106
103		107
104		

#### 3.1.4.3.2 V.24-Interface (DTE)

The following circuits are provided at plug A:

101	*)	111
102		113
103		114
104		115
105		125
106		140
107		141
108.2		142
109		

\*) directly connected to shield and housing  
by using of puc-system

Prep. by: Ginsberg	WS11012(10.3.1)33	FMV 1012
Supersedes doc. no. SOF.		Date 320609 Page 10.3.1/36
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface

Document number  
SOF 24209  
Distribution  
Confidential

## 3.1.5 Electrical Interfaces

### 3.1.5.1 EMM Bus Interface

The PMU 80 is connected to the following bus lines:

Bus Signal	Type	Fan in	Fan out
NADRO-NADR19	Transceiver	H: 0,045 mA	15 mA
	Tristate	L: - 0,65 mA	- 24 mA
NDATO-NDAT7	Transceiver	H: 0,02 mA	15 mA
	Tristate	L: - 0,4 mA	- 24 mA
NIOWC, NIORC	Transceiver	H: 0,045 mA	15 mA
	Tristate	L: - 0,65 mA	- 24 mA
NMWC, NMRC	Transceiver	H: 0,045 mA	15 mA
	Tristate	L: - 0,65 mA	- 24 mA
NXACK	Transmitter	- 0,25 mA max	- 24 mA
	Open collector		
NBPRI	Receiver	H: 0,02 mA	
	Tristate	L: - 0,4 mA	
NBPRO	Transmitter		H: 0,4 mA
	Totem-Pole		L: 8 mA
NBUSY	Transmitter		
	Open collector	- 0,25 mA	- 24 mA
NBCLK	Transmitter	- 0,02 mA	
	Totem-Pole	- 0,6 mA	- 20 mA
NCBRQ	Transceiver		
	Open collector	- 0,25 mA	- 24 mA
NIR4, NIR5	Receiver	H: 0,02 mA	
	Tristate	L: - 0,4 mA	
NIR6, NIR7	Receiver	H: 0,02 mA	
	Tristate	L: - 0,4 mA	
PWFN, RSLN	Receiver	H: 0,02 mA	
	Tristate	L: - 0,04 mA	
BARE	Receiver	H: 0,02 mA	
	Tristate	L: - 0,02 mA	
RPON	Transmitter		
	Open collector	- 0,25 mA	- 24 mA
SLL0, SLL3	Receiver	H: - 0,02 mA	
	Tristate	L: - 0,4 mA	
SLL1	Receiver	H: - 0,4 mA	
	Tristate	L: - 0,4 mA	
SLL2	Receiver	H: - 0,4 mA	
	Tristate	L: - 3,0 mA	

Prep. by: M. Ginsberg

A631012 (10.3.1/37)4

FMV 1012

Supersedes doc. no.

Date 821109

SOF.

Page 10.3.1/37

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31

FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface

Document number  
**SOF** 24210  
Distribution  
Confidential

### 3.1.5.1 EMM Bus Interface Cont'd

#### Power Supply Lines

+ 5V  
0 V  
+ 12V  
- 12V  
+ 5VM

### 3.1.5.2 Auxiliary V.24 Interface

All circuits shall be according to V.28 (R/6/).

### 3.1.5.3 V.24 Interface

All circuits shall be according to V.28 (R/6/).

Prop. by: M. Ginsberg	A631012 (10.3.1/37.1)5	FMV 1012
Supersedes doc. no. <b>SOF.</b>		Date 821109 Page 10.3.1/37.1
Property of: <b>Philips Data Systems</b> · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80	Document number
CHAPTER: 10 Element Performance Specification	SOF 22092
SECTION: 3 Requirements	Distribution
SUBJECT: 1 External Interface	Confidential


### 3.1.6 Mechanical Interfaces

#### 3.1.6.1 PCB Dimensions

The logic shall be situated on a standard Double Euro PCB.

#### 3.1.6.2 Connectors

The PMU-80-PCB contains three connectors which are situated on the PCB according to the scheme below:



Prep. by: J. Ginsberg	WS11012(10.3.1)40	FHV 1012
Supersedes doc. no.		Date 320609
SOF.		Page 10.3.1/38
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBSECT: 1 External Interface

Document number  
SOF 24211  
Distribution  
Confidential

### 3.1.6.2.1 Pin Assignments

	b	a
1		
2	A103	A114
3	A104	
4	A105	A115
5	A106	A141
6	A107	
7	A102	A108.2
8	A109	A140
9		A125
10		A111
11		A113
12		A142
13	Dummy	

Plug A

(V.24-interface)

	b	a
1		
2	B103	TD
3	B104	RD
4	B105*)	RTS
5	B106	CTS
6	B107	
7	B102 GND	B108.2 DTR
8		
9		
10		
11		
12		
13	Dummy	

Plug B

(Aux. V.24-interface)

\* See Chapter 3.12.5.

Prep. by M. Ginsberg

WS11012(10.3.1)41

FMV 1012

Supersedes doc. no.

Date 821109

SOF.

Page 10.3.1/39

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 1 External Interface

Document number  
**SOF 22094**  
Distribution  
Confidential

Pin Assignment (cont'd)

Plug 1 (System Bus)

	a	b	c
1	+5V	+5V	+5V
2	0V	+5V	SLL3
3	0V	0V	0V
4	SLL0	SLL1	SLL2
5	NBUSY	NBLCK	NCBRQ
6			NDACK1
7			
8			
9	NIR4	BARE	NIR5
10	NIR6	RSLN	NIR7
11	0V	0V	0V
12	NDAT0	NDAT1	NDAT2
13	NDAT3	NDAT4	NDAT5
14	NDAT6	NDAT7	
15			
16			
17	PWFH	RPOH	
18	0V	0V	0V
19	NADR0	NADR1	NADR2
20	NADR3	NADR4	NADR5
21	NADR6	NADR7	NADR8
22	NADR9	NADR10	NADR11
23	NADR12	NADR13	NADR14
24	NADR15	NADR16	NADR17
25	NADR18	NADR19	
26			
27	NIOWC		
28	NIORC		NMWC
29	NXACK		NMRC
30	NBPRI		NBPRO
31	+12V	+5VM	+5VM
32	-12V	-5V	

Prep. by: H. Ginsberg	WS11012(10.3.1)42	FMV 1012
Supersedes doc. no.		Date 820509
SOF.		Page 10.3.1/40
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80 CHAPTER: 10 Element Performance Specification SECTION: 3 Requirements SUBSECT: 1 External Interface		Document number <b>SOF 22095</b> Distribution Confidential
<p>3.1.7 <u>Thermal Interfaces</u></p> <p>t.b.s.</p>		
Prep. by: Ginsberg Supersedes doc. no. <b>SOF.</b>	WS11012(10.3.1)43	FMV 1012 Date 820609 Page 10.3.1/41
Property of: <b>Philips Data Systems</b> · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 24463
SECTION: 3 Requirements		Distribution
SUBJECT: 2 Performance		Confidential

3.2

Performance

3.2.1

General

The PMU-80 shall perform all the instructions according to the instruction set of the Z80 as mentioned above. It shall be able to act as master as well as slave which will be determined by special logic lines SLL0-SLL3. (see chapter 3.1.3.3).

Working as slave, only local bus operations are required. As master, PMU-80 shall be able to achieve system bus control and to access system I/O area as specified in chapter 3.1.2.2.2. As master, it shall also be able to communicate with slaves by accessing their local bus via a memory mapping mechanism as described in chapter 3.1.2.2.

Furthermore the PMU-80 shall provide, that a DMA control module connected on its system bus interface can access its local memory.

The wait state generator/time out logic shall resolve bus hang up situations.

All memory or I/O read/write transfers shall be performed according to the EMM-Bus specification (R/1/).

Prep. by: M. Ginsberg	A631012 (10.3.2/1)6	FMV 1012
Supersedes doc. no.		Date 821220
SOF.		Page 10.3.2/1

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31



FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 24464
SECTION: 3 Requirements		Distribution
SUBJECT: 2 Performance		Confidential

3.2.2 Performance Characteristics

Processor frequency : 3.6864 MHZ

Local memory access (RAM or ROM)

- . op code fetch : 4 clock cycles (1 wait state)
- . read/ : 3 clock cycles (no wait state)
- write : 4 clock cycles (1 wait state)

I/O access : 4 clock cycles (1 wait state)

Interrupt acknowledge cycle : 5 clock cycles (2 wait states)

System memory accesses will be delayed for additional clock cycles due to bus arbitration sequences on the system bus and the slave's local bus.

Prep. by: M. Ginsberg	A631012 (10.3.2/1.1)7	FMV 1012
Supersedes doc. no. SOF.		Date 821220 Page 10.3.2/1.1
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		





FM VOL: 1012 PMU 80 CHAPTER: 10 Element Performance Specification SECTION: 3 Requirements SUBJECT: 2 Performance		Document number <b>SOF 22097</b> Distribution Confidential
<p>3.2.3 <u>Operability</u></p> <p>3.2.3.1 <u>Reliability</u></p> <p>The PMU-80 shall have a failure rate better than <math>0.025 \cdot 10^{-3} \text{ h}^{-1}</math> or a MTBF of 40.000 hours, respectively.</p> <p>3.2.3.2 <u>Maintainability</u></p> <p>The mean time to repair (MTTR) in the workshop with their tools should not exceed 30 minutes.</p> <p>3.2.3.2.1 <u>Maintenance and Repair Cycles</u></p> <p>not applicable</p> <p>3.2.3.2.2 <u>Service and Access</u></p> <p><u>On line Diagnostics</u></p> <p>By means of the execution of a diagnostic program on the system it should be possible to test the functions of the PMU-80.</p> <p>The PMU-80 tests its own functions with the aid of a self-test program (inside Test) which is started with power-on or programmed selective master reset.</p>		
Prep. by H.-D. Ruby	WS11012(10.3.2)45	FMV 1012
Supersedes doc. no. SOF.		Date 320609 Page 10.3.2/2
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80  
CHAPTER: 10 Element Performance Specification  
SECTION: 3 Requirements  
SUBJECT: 2 Performance

Document number

SOF 22098

Distribution

Confidential

### Test and Diagnostics of PCBs

To accomplish final production tests to check the correct functioning of PMU-80 and to diagnose errors on component level it should be possible to apply testers like GenRad1976 or P488.

For repair in the service workshop it must be possible to use the system.

For that the design of the PMU-80 has to be done in such a way that it fits in a pinbed-adaption-facility of the used testers as well as in the system by using an extension adapter.

#### 3.2.3.3 Useful Life

The useful life time shall exceed 15.000 power on hours or seven years which ever occurs first.

#### 3.2.3.4 Human Performance

Not applicable

#### 3.2.3.5 Safety

Not applicable

Prep. by H.-D. Ruby	WS11012(10.3.2)45	FMV 1012
Supersedes doc. no.		Date 820609
SOF.		Page 10.3.2/3
Property of: Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31		



FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 22100
SECTION: 3 Requirements		Distribution
SUBSECT: 3 Design Constraints		Confidential

3.3 Design Constraints

t.b.s.

3.3.1 General

t.b.s.

3.3.2 Software Design Constraints

t.b.s.

3.3.3 Logical Design Constraints

t.b.s.

3.3.4 Electrical Design Constraints

DSS VOL 2 must be applied.

3.3.5 Mechanical Design Constraints

DSS VOL 3 must be applied.

3.3.6 Technological Design Constraints

The design shall be based on the Z80A Central Processing Unit.

3.3.7 Thermal Design Constraints

DSS VOL 2 must be applied.

Prep. by: J. Ginsberg	WS11012(10.3.3)43	FMV 1012
Supersedes doc. no.		Date 820509
SOF.		Page 10.3.3/1

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations-Industrie AG · 5900 Siegen 31

FM VOL: 1012 PMU 80		Document number
CHAPTER: 10 Element Performance Specification		SOF 22101
SECTION: 3 Requirements		Distribution
SUBJECT: 3 Design Constraints		Confidential

### 3.3.8 Test and Diagnostic Tools and Provisions

In order to start each application session from a defined situation the PMU-80 will be provided for an Inside Test facility which will be started by:

- power on
- programmed selective master reset

At the beginning of the Inside Test Procedure a LED will be switched on.

In case of power-on or programmed selective master reset it will be switched on by hardware.

In case of use the PMU-80 as master the peripheral Control Units without any intelligence will be tested by the PMU-80, too. After performing the test the status of all slaves will be sampled and will be made available for a diagnostic program.

In case of an error an indication will be given to the operator panel and the corresponding LEDs on the PCB(s) will not be switched off..

If the PMU-80 acts as slave the test status will be stored into its local memory and will be available for the master PMU-80.

Prep. by H. Ginsberg	WS11012(10.3.3)43.1	FMV 1012
Supersedes doc. no.		Date 320509
SOF.		Page 10.3.3/2

Property of:  
Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31

FM VOL: 1012 PMU 80

CHAPTER: 10 Element Performance Specification

SECTION: 4 Quality Assurance

SUBSECT: -

Document number

SOF 22102

Distribution

Confidential

#### 4. Quality Assurance

t.b.s.

Prep. by M. Ginsberg

WS11012(10.4.-)49

FMV 1012

Supersedes doc. no.

Date 320609

SOF.

Page 10.4.-/1

Property of:

Philips Data Systems · Unternehmensbereich der Philips Kommunikations Industrie AG · 5900 Siegen 31