# Am9511 Arithmetic Processor

### DISTINCTIVE CHARACTERISTICS

- Fixed point 16 and 32 bit operations
- Floating point 32 bit operations
- Binary data formats
- Add, Subtract, Multiply and Divide
- Trigonometric and inverse trigonometric functions
- Square roots, logarithms, exponentiation
- Float to fixed and fixed to float conversions
- Stack-oriented operand storage
- DMA or programmed I/O data transfers
- End signal simplifies concurrent processing
- General purpose 8-bit data bus interface
- Standard 24 pin package
- +12 volt and +5 volt power supplies
- Advanced N-channel silicon gate MOS technology
- 100% MIL-STD-883 reliability assurance testing


### **GENERAL DESCRIPTION**

The Am9511 Arithmetic Processing Unit (APU) is a monolithic MOS/LSI device that provides high performance fixed and floating point arithmetic and a variety of floating point trigonometric and mathematical operations. It may be used to enhance the computational capability of a wide variety of processor-oriented systems.


All transfers, including operand, result, status and command information, take place over an 8-bit bidirectional data bus. Operands are pushed onto an internal stack and a command is issued to perform operations on the data in the stack. Results are then available to be retrieved from the stack, or additional commands may be entered.

Transfers to and from the APU may be handled by the associated processor using conventional programmed I/O, or may be handled by a direct memory access controller for improved performance. Upon completion of each command, the APU issues an end of execution signal that may be used as an interrupt by the CPU to help coordinate program execution.

### BLOCK DIAGRAM



# CONNECTION DIAGRAM Top View



Pin 1 is marked for orientation.

MOS-047

#### ORDERING INFORMATION

	Ambient	Clock Frequency				
Package Type	Temperature	2MHz	3MHz	4MHz		
Hermetic DIP	0°C ≤ T <sub>A</sub> ≤ +70°C	Am9511DC	Am9511-1DC	Am9511-4DC		
Hernieuc Dir	-55°C ≤ T <sub>A</sub> ≤ +125°C	Am9511DM	Am9511₁1DM			

ClibPDE - www.fastio.com

INTERFACE SIGNAL DESCRIPTION

VDD: +12 Volt power supply

VSS: Ground

VCC: +5 Volt power supply

CLK (Clock, input)

An external timing source should be applied to the CLK pin. The Clock input may be asynchronous to the Read and Write control signals.

RESET (Reset, input)

The active high Reset signal provides initialization for the

chip. Reset terminates any operation in progress, clears the status register and places the Am9511 into the idle state. Stack contents are not affected by Reset. The Reset should

be active for at least 5 clock periods following stable supply voltages and stable clock input. There is no internal power-on-

CS (Chip Select, Input)

C/D RD WR

CS is an active low input signal which conditions the read and write signals and thus enables communication with the data

C/D (Command/Data, Input) In conjunction with the RD and WR signals, the C/D control line establishes the type of transfers that are to be performed on the data bus.

1	CIO	,,,,	****	1 GHGGGH
-	0	1	0	Enter data byte into stack
	0	0	1	Read data byte from stack
Ì	1	1	0 !	Enter command
	1	0	1	Read status
			<del></del>	
i	RD (Rea	d, Input	:)	

Function

The active low Read signal is conditioned by CS and indicates that information is to be transferred from internal locations to the data bus. RD and WR are mutually exclusive.

WR (Write, Input)

The active low Write signal is conditioned by CS and indicates that information is to be transferred from the data bus into internal locations. RD and WR are mutually exclusive.

## COMMAND STRUCTURE

Each command entered into the Am9511 consists of a single 8-bit byte having the format illustrated below:

SVREQ (sr)	SINGLE	FIXED	-		CODE	·	
7	6	5	4	3	2	1.	 D

Bits 0-4 select the operation to be performed as shown in the table. Bits 5-6 select the data format for the operation. If bit 5 is a 1, a fixed point data format is specified. If bit 5 is a 0, floating point format is specified. Bit 6 selects the precision of

<u>libPDF - www.fastio.com</u>

EACK (End Acknowledge, Input) This active low input clears the end of execution output signal

that is less than one clock period wide.

SVACK (Service Acknowledge, Input)

This active low input clears the service request output

(SVREQ).

END (End Execution, Output)

This active low, open-drain output indicates that execution of the previously entered command is complete. It can be used as an interrupt request and is cleared by EACK, RESET or any read or write access to the Am9511.

(END). If EACK is tied low, the END output will be a pulse

SVREQ (Service Request, Output) This active high output signal indicates that command exe-

cution is complete and that post execution service was requested in the previous command byte. It is cleared by SVACK, by RESET, or by the end of a subsequent command that does not request service.

PAUSE (Pause, Output) This active low output indicates that the Am9511 has not yet

completed its information transfer with the host (or DMA) over the data bus. Whenever a data read or a status read operation is requested, PAUSE goes low. It returns high only after the data bus contains valid output data. When an existing command is still in the process of execution, and a data write, data read, or command write is requested, then PAUSE goes low for the remaining duration of the existing command plus any time needed for initiating a data read. In both cases, the host should neither

change any information to the Am9511, nor (in the case of data read or status read) attempt to capture data from the Am9511 DB outputs until PAUSE has returned high. (See "Pause Operation"

DB0-DB7 (Bidirectional Data Bus, I/O)

These eight bidirectional lines provide for transfer of com-

mands, status and data between the Am9511 and the CPU.

The Am9511 will drive the data bus only when CS and RD

are low.

section on page 5).

the data to be operated on by fixed point commands (if bit 5 = 0, bit 6 must be 0). If bit 6 is a 1, single-precision (16-bit) operands are indicated; if bit 6 is a 0, double-precision (32-bit)

operands are indicated. Results are undefined for all illegal combinations of bits in the command byte. Bit 7 indicates whether a service request is to be issued after the command is executed. If bit 7 is a 1, the service request output (SVREQ) will go high at the conclusion of the command and

will remain high until reset by a low level on the service

acknowledge pin (SVACK) or until completion of execution of a succeeding command where bit 7 is 0. Each command issued to the Am9511 requests post execution service based upon the state of bit 7 in the command byte. When bit 7 is a 0, SVREQ remains low.

### COMMAND SUMMARY


	Command Code									
								Command	Command Description	
7	6	5	4	3	2	1	0	Mnemonic		
	FIXED POINT 16 BIT									
sr	1	1	0	1	1	0	0	SADD	Add TOS to NOS. Result to NOS. Pop Stack.	
sr	1	1	0	1	1	0	1	SSUB	Subtract TOS from NOS. Result to NOS. Pop Stack.	
sr	1	1	0	1	1	1	0	SMUL	Multiply NOS by TOS. Lower half of result to NOS. Pop Stack.	
SF	1	1	1	0	1	1	0	SMUU	Multiply NOS by TOS. Upper half of result to NOS. Pop Stack.	
sr	1	1	0	1	1	1	1	SDIV	Divide NOS by TOS. Result to NOS. Pop Stack.	
ļ,			, <u>.</u>	,			-		IXED POINT 32 BIT	
sr	Q	1	0	1	1	0	0	DADD	Add TOS to NOS. Result to NOS. Pop Stack:	
sr	0	1	0	1	1	0	1	DSUB	Subtract TOS from NOS. Result to NOS. Pop Stack.	
51	0	1	0	1	1	1	0	DMUL	Multiply NOS by TOS. Lower half of result to NOS. Pop Stack.	
\$f	0	1	1	0	1	1	0	DMUU	Multiply NOS by TOS. Upper half of result to NOS. Pop Stack.  Divide NOS by TOS. Result to NOS. Pop Stack.	
Sr	0	1	0	1	1	1	1			
ļ,			<del>,</del>			,			ATING POINT 32 BIT	
sr	0	0	1	0	0	0	0	FADD	Add TOS to NOS. Result to NOS. Pop Stack.	
9/	0	0	1	0	0	0	1	FSUB	Subtract TOS from NOS. Result to NOS. Pop Stack.	
87	0	0	1	0	0	1	0	FMUL	Multiply NOS by TOS. Result to NOS. Pop Stack.	
sr	0	0	1	0	0	1	1	FDIV	Divide NOS by TOS. Result to NOS. Pop Stack.	
								DERIVED FI	OATING POINT FUNCTIONS	
Sr	0	0	0	0	0	0	1	SORT	Square Root of TOS. Result in TOS.	
sr	0	0	0	0	0	1	0	SIN	Sine of TOS. Result in TOS.	
ST	0	0	0	0	0	-1	1	COS	Cosine of TOS. Result in TOS.	
\$r	0	0	0	0	1	0	0	TAN	Tangent of TOS. Result in TOS.	
sr	0	0	0	0	1	0	1	ASIN	Inverse Sine of TOS. Result in TOS.	
sr	0	0	0	0	1	1	0	ACOS	Inverse Cosine of TOS. Result in TOS.	
Sr	0	0	0	0	1	1	1	ATAN	Inverse Tangent of TOS. Result in TOS.	
sr	0	0	0	1	0	0	0	LOG	Common Logarithm (base 10) of TOS. Result in TOS.  Natural Logarithm (base e) of TOS. Result in TOS.	
sr	0	0	0	1	0	1	1 0	LN EXP	Exponential (e <sup>x</sup> ) of TOS. Result in TOS.	
sr	0	0	0	1	0	1	1	PWR	NOS raised to the power in TOS. Result in NOS. Pop Stack.	
şr		<u> </u>	-			<u></u>			ANIPULATION COMMANDS	
L			т	r		r				
ŞF	0	0	0	0	0	0	0	NOP	No Operation	
Sr	0	0	1	1	!	!	1	FIXS	Convert TOS from floating point to 16-bit fixed point format.  Convert TOS from floating point to 32-bit fixed point format.	
sr	0	0	!	1	1	1	0	FLTS	Convert TOS from floating point to 32-bit fixed point format.	
Sf	0	0	1	1	1	0	1 0	FLTD	Convert TOS from 32-bit fixed point to floating point format.	
Sr	0	0	1	1 0	1	0	0	CHSS	Change sign of 16-bit fixed point to housing point to mat.	
sr	1	1	1	0	1	0	0	CHSD	Change sign of 32-bit fixed point operand on TOS.	
S.F	0	1	1	0	1	0	1	CHSF	Change sign of floating point operand on TOS.	
Sr	0	0	1	0		1 1	1	PTOS	Push 16-bit fixed point operand on TOS to NOS (Copy)	
87 87	0			0	1	1	1	PTOD	Push 32-bit fixed point operand on TOS to NOS. (Copy)	
81	0	6	;	0	1	1	1	PTOF	Push floating point operand on TOS to NOS. (Copy)	
Sr	1	1	1	1	o	o	0	POPS	Pop 16-bit fixed point operand from TOS. NOS becomes TOS.	
ST	o	1	1	1	o	0	0	POPD	Pop 32-bit fixed point operand from TOS. NOS becomes TOS.	
Sr	ő	0	1	1	o	0	0	POPF	Pop floating point operand from TOS. NOS becomes TOS.	
Sr	1	1	1	1	0	0	1	XCHS	Exchange 16-bit fixed point operands TOS and NOS.	
sr	o	1	1	1	0	0	1	XCHD	Exchange 32-bit fixed point operands TOS and NOS.	
Sr	ŏ	o	1	1	o	0	1	XCHF	Exchange floating point operands TOS and NOS.	
şr	o	ō	1	1	0	1	0	PUPI	Push floating point constant "π" onto TOS. Previous TOS becomes NOS.	
-				-				·		


#### NOTES:

- 1. TOS means Top of Stack. NOS means Next on Stack.
- AMD Application Brief "Algorithm Details for the Am9511 APU" provides detailed descriptions of each command function, including data ranges, accuracies, stack configurations, etc.
- Many commands destroy one stack location (bottom of stack) during development of the result. The derived functions may destroy several stack locations. See Application Brief for details.
- The trigonometric functions handle angles in radians, not degrees.
- 5. No remainder is available for the fixed-point divide functions.
- Results will be undefined for any combination of command coding bits not specified in this table.

# **DATA FORMATS** The Am9511 Arithmetic Processing Unit handles operands in

operands) or double precision (32-bit operands), and are always represented as binary, two's complement values. **16-BIT FIXED POINT FORMAT** 





most significant bit (MSB). Positive values are represented by

a sign bit of zero (S = 0). Negative values are represented by

the two's complement of the corresponding positive value with

a sign bit equal to 1 (S = 1). The range of values that may be

accommodated by each of these formats is -32,768 to

+32,767 for single precision and -2,147,483,648 to

Floating point binary values are represented in a format that permits arithmetic to be performed in a fashion analogous to operations with decimal values expressed in scientific notation.  $(5.83 \times 10^2)(8.16 \times 10^1) = (4.75728 \times 10^4)$ In the decimal system, data may be expressed as values between 0 and 10 times 10 raised to a power that effectively

+2,147,483,647 for double precision.

shifts the implied decimal point right or left the number of places necessary to express the result in conventional form (e.g., 47,572.8). The value-portion of the data is called the mantissa. The exponent may be either negative or positive.

The concept of floating point notation has both a gain and a loss associated with it. The gain is the ability to represent the significant digits of data with values spanning a large dynamic

range limited only by the capacity of the exponent field. For

both fixed point and floating point formats. Fixed point operands may be represented in either single (16-bit wide, and the mantissa is five digits, a range of values (positive or negative) from 1.0000 x  $10^{-99}$  to 9.9999 x  $10^{+99}$  can be accommodated. The loss is that only the significant digits of the value can be represented. Thus there is no distinction in this representation between the values 123451 and

example, in decimal notation if the exponent field is two digits

123452, for example, since each would be expressed as: 1.2345 x 105. The sixth digit has been discarded. In most applications where the dynamic range of values to be represented is large, the loss of significance, and hence accuracy of results, is a minor consideration. For greater precision a fixed point format could be chosen, although with a loss of po-

The Am9511 is a binary arithmetic processor and requires that floating point data be represented by a fractional mantissa value between .5 and 1 multiplied by 2 raised to an appropriate power. This is expressed as follows: value = mantissa x 2<sup>exponent</sup> For example, the value 100.5 expressed in this form is 0.11001001 x 27. The decimal equivalent of this value may be

computed by summing the components (powers of two) of the mantissa and then multiplying by the exponent as shown be-

value = 
$$(2^{-1} + 2^{-2} + 2^{-5} + 2^{-8}) \times 2^7$$
  
=  $(0.5 + 0.25 + 0.03125 + 0.00290625) \times 128$   
=  $0.78515625 \times 128$   
=  $100.5$ 

tential dynamic range.

FLOATING POINT FORMAT


## The format for floating point values in the Am9511 is given be-

the exponent is expressed as an unbiased two's complement 7-bit value having a range of -64 to ±63. The most significant bit is the sign of the mantissa (0 = positive, 1 = negative), for a total of 32 bits. The binary point is assumed to be to the left of the most significant mantissa bit (bit 23). All floating point data values must be normalized. Bit 23 must be

low. The mantissa is expressed as a 24-bit (tractional) value;


equal to 1, except for the value zero, which is represented by all zeros.

 $\pm (2.7 \times 10^{-20} \text{ to } 9.2 \times 10^{18})$  and zero.



PHYSICAL DIMENSIONS Dual-In-Line

## 24-Pin Side-Brazed



ClibPDF - www.fastio.com

### **FUNCTIONAL DESCRIPTION**

#### Stack Control

The user interface to the Am9511 includes access to an 8 level 16-bit wide data stack. Since single precision fixed point operands are 16 bits in length, eight such values may be maintained in the stack. When using double precision fixed

point or floating point formats four values may be stored. The stack in these two configurations can be visualized as shown below: TOS 83 NOS B2 , 81 B2 , 83 . 81

Data are written onto the stack, eight bits at a time, in the order shown (B1, B2, B3, ...). Data are removed from the stack in reverse byte order (B8, B7, B6, . . . ). Data should be transferred into or out of the stack in multiples of the number

of bytes appropriate to the chosen data format.

Data Entry

Data entry is accomplished by bringing the chip select (CS), the command/data line (C/D), and WR low, as shown in the timing diagram. The entry of each new data word "pushes down" the previously entered data and places the new byte

### on the top of stack (TOS). Data on the bottom of the stack prior to a stack entry are lost. Data Removal

# Data are removed from the stack in the Am9511 by bringing

chip select (CS), command/data (C/D), and RD low as shown in the timing diagram. The removal of each data word redefines TOS so that the next successive byte to be removed becomes TOS. Data removed from the stack rotates to the bottom of the stack.

## Command Entry

**Command Completion** 

TOS.

After the appropriate number of bytes of data have been entered onto the stack, a command may be issued to perform

an operation on that data. Commands which require two operands for execution (e.g., add) operate on the TOS and NOS values. Single operand commands operate only on the

Commands are issued to the Am9511 by bringing the chip select (CS) line low, command/data (C/D) line high, and WR line low as indicated by the timing diagram. After a command is issued, the CPU can continue execution of its program concurrently with the Am9511 command execution.

# The Am9511 signals the completion of each command exe-

cution by lowering the End Execution line (END). Simultaneously, the busy bit in the status register is cleared and the Service Request bit of the command register is checked. If it is a "1" the service request output level (SVREQ) is raised. END is cleared on receipt of an active low End Acknowledge

(EACK) pulse. Similarly, the service request line is cleared by

recognition of an active low Service Acknowledge (SVACK)

## Pause Operation

pulse.

An active low Pause (PAUSE) is provided. This line is high in its quiescent state and is pulled low by the Am9511 under the Cฅฅฅฅฅ๛๛๛๛.fastio.com


- 1. A previously initiated operation is in progress (device busy) and Command Entry has been attempted, in this case, the PAUSE line will be pulled low and remain low until completion of the current command execution. It will then go high, permitting entry of the new command.
- 2. A previously initiated operation is in progress and stack access has been attempted. In this case, the PAUSE line will be pulled low, will remain in that state until execution is complete, and will then be raised to permit completion of the stack access. 3. The Am9511 is not busy, and data removal has been re-
- quested. PAUSE will be pulled low for the length of time necessary to transfer the byte from the top of stack to the interface latch, and will then go high, indicating availability of the data. 4. The Am9511 is not busy, and a data entry has been requested. PAUSE will be pulled low for the length of time
- required to ascertain if the preceding data byte, if any has been written to the stack. If so PAUSE will immediately go high. If not, PAUSE will remain low until the interface latch is free and will then go high. 5. When a status read has been requested, PAUSE will be pulled low for the length of time necessary to transfer the status to the interface latch, and will then be raised to permit completion of the status read. Status may be read whether or not the Am9511 is busy.

When PAUSE goes low, the APU expects the bus and bus

control signals present at the time to remain stable until

### PAUSE goes high. **Device Status**

Device status is provided by means of an internal status register whose format is shown below:



BUSY: Indicates that Am9511 is currently executing a command (1 = Busy). SIGN: Indicates that the value on the top of stack is negative

= Value is zero). ERROR CODE: This field contains an indication of the validity of the result of the last operation. The error

ZERO: Indicates that the value on the top of stack is zero (1

codes are: 0000 - No error

1000 - Divide by zero 0100 - Square root or log of negative number

1100 - Argument of inverse sine, cosine, or ex too large

XX10 - Underflow XX01 - Overflow

(1 = Negative).

CARRY: Previous operation resulted in carry or borrow from

most significant bit. ( 1 = Carry/Borrow, 0 = No Carry/

No Borrow)

If the BUSY bit in the status register is a one, the other status

bits are not defined; if zero, indicating not busy, the operation is complete and the other status bits are defined as given above.

Read Status

The Am9511 status register can be read by the CPU at any

time (whether an operation is in progress or not) by bringing

the chip select (CS) low, the command-data line (C/D) high, and lowering RD. The status register is then gated onto the data bus and may be input by the CPU.

#### **EXECUTION TIMES**

Timing for execution of the Am9511 command set is shown in the table below. Speeds are given in terms of clock cycles and should be multiplied by the clock period being used to ar-

times is possible, the minimum and maximum values are shown; otherwise, typical values are given. Variations are data dependent. Some boundary conditions that will cause shorter execution times are not taken into account. The listing is in alphabetical order by mnemonic.

rive at time values. Where substantial variation of execution

Total execution times may require allowances for operand transfer into the APU, command execution, and result retrieval from the APU. Except for command execution, these times will be heavily influenced by the nature of the data, the control interface used, the speed of memory, the CPU used, the priority allotted to DMA and Interrupt operations, the size and number of operands to be transferred, and the use of chained calculations, etc.

### **COMMAND EXECUTION TIMES**

Command Mnemonic	1		Clock Cycles
ACOS	6304-8284	LOG	4474-7132
ASIN	6230-7938	LN	4298-6956
ATAN	4992-6536	NOP	4
CHSD	26-28	POPD	12
CHSF	16-20	POPF	12
CHSS	22-24	POPS	10
cos	3840-4878	PTOD	30
DADD	20-22	PTOF	20
DDIV	196-210	PTOS	16
DMUL	194-210	PUPI	16
DMUU	182-218	PWR	8290-1203
DSUB	38-40	SADD	16-18
EXP	3794-4878	SDIV	84-94
FADD	54-368	SIN	3796-4808
FDIV	154-184	SMUL	84-94
FIXD	90-336	SMUU	80-98
FIXS	90-214	SORT	782-876
FLTD	56-342	SSUB	30-32
FLTS	52-156	TAN	4894-5886
FMUL	146-168	XCHD	26
FSUB	70-370	XCHF	26
	I	XCHS	18

As mentioned, the above clock cycle execution times can be converted to used by multiplying by the clock period used. Several examples (minimums) are shown below:

Command Description	Am9511 (2MHz)	Am9511-1 (3MHz)	Am9511-4 (4MHz)
32-Bit Floating-Point Cosine (COS)	1920µsec	1280µsec	960µsec
32-Bit Floating-Point e* (EXP)	1897µsec	1265µsec	949µ396
32-Bit Floating Point Multiply (FMUL)	73µsec	49µsec	37μ <b>se</b> c
16-Bit Fixed-Point Multiply, Lower (SMUL)	42µsec	28µsес	21µ590
32 Bit Floating-Point Adr (FADD)	27µsəc	18µsec	14µsec
16-Bit Fixed-Point Add (SADD)	8µsec	5µsec	4 <sub>µSec</sub>

## KAXIMUM RATINGS beyond which useful life may be impaired

Strage Temperature	-65°C to +150°C
Ambient Temperature Under Blas	-55°C to +125°C
YDD with Respect to VSS	-0.5V to +15.0V
YCC with Respect to VSS	-0.5V to +7.0V
Al Signal Voltages with Respect to VSS	-0.5V to +7.0V
Power Dissipation (Package Limitation)	2.0W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

### **OPERATING RANGE**

Part Number	Ambient Temperature	VSS	ACC	OOV
Am9511DC	0°C ≤ T <sub>A</sub> ≤ +70°C	٥٧	+5.0V ±5%	+12V ±5%
Am9511DM	-55°C ≤ T <sub>A</sub> ≤ +125°C	0V	+5.0V ±10%	+12V ±10%


arameters	Description	S Over Operating Range (Note Test Conditions	Min.	T		
уон	<del></del>	<del></del>		Тур.	Mex.	Units
	Output HIGH Voltage	IOH =200µA	3.7			Voits
vol	Output LOW Voltage	IOL = 3.2mA			0.4	Volts
VIH	Input HIGH Voltage		2.0		vcc	Volts
VH_	Input LOW Voltage		-0.5		0.8	Volts
IIX	Input Load Current	VSS < VI < VCC			±10	μА
Ю	Data Bus Leakage	VO = 0.4V			10	
		VO = VCC			10	μА
		T <sub>A</sub> = +25°C		50	. 90	
icc	VCC Supply Current	T <sub>A</sub> = 0°C			95	mA
		T <sub>A</sub> = -55°C			100	1
		T <sub>A</sub> = +25℃		50	90	
100	VDD Supply Current	T <sub>A</sub> = 0°C			95	mA
		T <sub>A</sub> = -55℃			100	1
co	Output Capacitance			8	10	pF
CI	Input Capacitance	fc = 1.0MHz, Inputs = 0V		5	. 8	ρF
CIO	I/O Capacitance			10	12	pF

# SWITCHING CHARACTERISTICS over operating range (Notes 2, 3)

Parametera Description			· Am	19511	Ams	9611-1	(Preli Am:		
Dougraphori			Min.	Max.	Min.	Max.	Min.	Max.	Unita
TAPW	EACK LOW Pulse W	100		75		50		ns	
TCDR	C/D to RD LOW Set		0		0		0	<u> </u>	ns
TCDW	C/D to WR LOW Set		0		0	1	0	<del> </del>	ns
TCPH	Clock Pulse HIGH W		200		140	<del>                                     </del>	100	<del> </del>	
TCPL	Clock Pulse LOW Wi		240		160		120	<del>                                     </del>	ns
TCSR	CS LOW to RD LOW	Set up Time	50		25	<del> </del>	25	<del>                                     </del>	ns
TCSW	CS LOW to WA LOW	Set up Time	50		25	<del> </del>	25		ns ·
TCY	Clock Period		480	5000	330	3300	250	0500	ns.
TDW	Data Bus Stable to W HIGH Set up Time	/R		150		100	250	100	ns ns
TEAE	EACK LOW to END	HGH Delay		200					
TEPW	END LOW Pulse Wid		400	200		175		150	ns.
TOP	Data Bus Output Vali		700	<del> </del>	300		200		ns
109	PAUSE HIGH Delay		0		0		0		ns .
TPPWR	PAUSE LOW Pulse Width Read (Note 5)	Data	3.5TCY+50	5.5TCY+300	3.5TCY+50	5.5TCY+200	3.5TCY+50	5.5TCY+200	
		Status	1.5TCY+50	3.5TCY+300	1.5TCY+50	3.5TCY+200	1.5TCY+50	3.5TCY+200	ns
TPPWW	PAUSE LOW Pulse Width Write (Note 8)			50		50		50	ns
TPR	PAUSE HIGH to RD I Hold Time	HIGH	0		0		0		ns
TPW	PAUSE HIGH to WR Hold Time	HIGH	0		0		0		ns
TRCD	RD HIGH to C/D Hold	Time	0		0				
TRCS	RD HIGH to CS HIGH	Hold Time	0		0	<u> </u>	. 0		ns
TRO	RD LOW to Data Bus	ON Delay	50		50		0		ns
TRP	RD LOW to PAUSE LOW Delay (Note 6)			150	30	100	25	100	ns ns
TRZ	RD HIGH to Data Bus	OFF Delay	50	200					113
TSAPW	SVACK LOW Pulse W		100	200	50	. 150	25	100	ns
	SVACK LOW to		300		75		50		ns
TSAR	SVREQ LOW Delay			300		200		150	ns
TWCD	WR HIGH to C/D Hold Time		60		30		30		ns
TWCS	WR HIGH to CS HIGH	60		30		30		ns	
TWD	WR HIGH to Data Bus	Hold Time	20		20		20		ns
TWI	Write Inactive Time	Command	3TCY		ЗТСҮ		3TCY		
	(Note 8)	Data	4TCY		4TCY		4TCY		ns
TWP	WR LOW to PAUSE LOW Delay (Note 6)		1	150		100		100	ns

#### **NOTES**

- Typical values are for T<sub>A</sub> = 25°C, nominal supply voltages and nominal processing parameters.
- 2. Switching parameters are listed in alphabetical order.
- Test conditions assume transition times of 20ns or less, output loading of one TTL gate plus 100pF and timing reference levels of 0.8V and 2.0V.
- END low pulse width is specified for EACK tied to VSS. Otherwise TEAE applies.
- Minimum values shown assume no previously entered command is being executed for the data access. If a previously entered command is being executed, PAUSE LOW Pulse Width
- is the time to complete exeuction plus the time shown. Status may be read at any time without exceeding the time shown.
- 6. PAUSE is pulled low for both command and data operations.
- TEX is the execution time of the current command (see the Command Execution Times table).
- 8. PAUSE low pulse width is less than 50ns when writing into the data port or the control port as long as the duty cycle requirement (TWI) is observed and no previous command is being executed. TWI may be safely violated as long as the extended TPPWW that results is observed. If a previously entered command is being executed, PAUSE LOW Pulse Width is the time to complete execution plus the time shown.



### APPLICATION INFORMATION

the Am9511 APU with operand transfers handled by an Am9517 DMA controller, and CPU coordination handled by an Am9519 Interrupt Controller. The APU interrupts the CPU to indicate that a command has been completed. When the performance enhancements provided by the DMA and interrupt

The diagram in Figure 2 shows the interface connections for

operations are not required, the APU interface can be simplified as shown in Figure 1. The Am9511 APU is designed with a general purpose 8-bit data bus and interface control so that it can be conveniently used with any general 8-bit processor.




Figure 1. Am9511 Minimum Configuration Example.




Figure 2. Am9511 High Performance Configuration Example.

MOS-051

#### INTRODUCTION

The Am9511 APU is a complete, high performance, complex arithmetic processor contained within a single chip. It is designed to enhance the number manipulation capability of a wide variety of processor systems. It includes not only floating-point operations but fixed-point as well; not only basic add, subtract, multiply and divide operations, but a group of transcendental derived functions plus control and conversion commands as well. This Application Brief provides detailed descriptions of all the commands that can be executed by the Am9511 and indicates the error performance of the derived functions.

The Am9511 is packaged in a standard, 24 pin, dual in-line package with 6 inch between rows. Figure 1 shows the package pin assignments. Details on the operation of each interface pin will be found in the data sheet.

The block diagram in Figure 2 shows the internal structure of the APU. The part is addressed as two ports selected by the  $C/\overline{D}$  control line. When  $C/\overline{D}$  is high (Control Port), a read op-




Figure 1. Connection Diagram.




Figure 2. Arithmetic Processing Unit Block Diagram.

eration accesses the status register and a write operation enters a command. When C/D is low (Data Port), a read operation accesses data from the top of the data stack and a write operation enters data into the top of the data stack.

#### **Data Formata**

The APU executes both 16- and 32-bit fixed-point operations. All fixed-point operands and results are represented as binary two's complement integer values. The 16-bit format can express numbers with a range of -32,768 to +32,767. The 32-bit format can express numbers with a range of -2,147,483,648 to +2,147,483,647.

The floating-point format uses a 32-bit word with fleids as shown in Figure 3. The most significant bit (bit 31) indicates the sign of the mantissa. The next seven bits form the exponent and the remaining 24 bits form the mantissa value.

The exponent of the base 2 is an unbiased two's complement number with a range of -64 to +63. The mantissa is a sign-magnitude number with an assumed binary point just to the left of the most significant mantissa bit (bit 23). All floating-point values must be normalized, which makes bit 23 always equal to 1 except when representing a value of zero. The number Zero is represented with binary zeros in all 32 bit positions.




Figure 3. Floating Point Format.

#### Status Register

The Am9511 Status register format is shown in Figure 4. When the Busy bit (bit 7) is high, the APU is processing a previously entered command and the balance of the Status register should not be considered valid. When the Busy bit is low, the operation is complete and the other status bits are valid.




Figure 4, Status Register.

#### **Data Stack**

Figure 5 shows the two logical organizations of the internal data stack. It operates as a true push-down stack or FILO stack. That is, the data first written in will be the data last read out. Within each stack entry, the least significant byte is entered first and retrieved last.

Figure 6 shows a typical sequence for 32 bit operations. 6a represents the stack prior to entry of data. 6b shows the stack following entry of the LS Byte of operand C. 6c illustrates the stack contents following the entry of four bytes of operand C. When operands C, B and A are all fully entered the stack appears as in 6e. If a command is then issued, to add B to A for example, the stack contents look like 6f where R is the result of B + A. When the first (MSB) byte of R is removed the stack appears as in 6g. 6h shows the stack following the complete retrieval or R. An even number of bytes should always be transferred for any data operation.




Figure 5. Stack Configurations.

### **Command Format**

Each command executed by the APU is specified by a single byte with the format shown in Figure 7. Bits 0 through 4 indicate the operation to be performed. Bits 5 and 6 specify the data format. Bit 7 is used to control the Service Request interface line. When bit 7 is a one, the SVREQ output will go true when the execution of the command is complete.




Figure 6. Stack Data Sequence Example.




Figure 7. Command Format.

Command Mnemonic	Hex Code (ar = 1)	Hex Code (sr = 0)	Execution Cycles	Summery Description
				-POINT OPERATIONS
SADD	EC	6C	16-18	
SSUB	ED	6D		Add TOS to NOS, Result to NOS, Pop Stack.
SMUL	EE	6E	30-32	Subtract TOS from NOS. Result to NOS. Pop Stack.
SMUU	F8	1	84-94	Multiply NOS by TOS, Lower result to NOS, Pop Stack.
SDIV	EF	76 6F	80-98	Multiply NOS by TOS, Upper result to NOS, Pop Stack.
	E,f	OF	84-94	Divide NOS by TOS. Result to NOS. Pop Stack.
DADD			T	POINT OPERATIONS
DSUB	AC	2C	20-22	Add TOS to NOS. Result to NOS. Pop Stack.
	AD	20	38-40	Subtract TOS from NOS. Result to NOS. Pop Stack.
DMUL	AE	2E	194-210	Multiply NOS by TOS. Lower result to NOS. Pop Stack.
DMUU	B <b>6</b>	36	182-218	Multiply NOS by TOS. Upper result to NOS. Pop Stack.
DDIV	AF	2F	196-210	Divide NOS by TOS. Result to NOS. Pop Stack.
		32-BI	T FLOATING-PO	DINT PRIMARY OPERATIONS
FADD	90	10	54-368	Add TOS to NOS. Result to NOS. Pop Stack.
FSUB	91	11	70-370	Subtract TOS from NOS. Result to NOS. Pop Stack.
FMUL	92	12	146-168	Multiply NOS by TOS. Result to NOS. Pop Stack.
FDIV	. 93	13	154-184	Divide NOS by TOS. Result to NOS. Pop Stack;
·		32-BI	T FLOATING-PO	DINT DERIVED OPERATIONS
SORT	81	01	782-870	Square Root of TOS. Result to TOS.
SIN	82	02	3796-4808	Sine of TOS. Result to TOS.
cos	83	03	3840-4878	Cosine of TOS, Result to TOS,
TAN	84	04	4894-5886	Tangent of TOS. Result to TOS.
ASIN	85	05	6230-7938	Inverse Sine of TOS, Result to TOS,
ACOS	86	06	6304-8284	Inverse Cosine of TOS. Result to TOS.
ATAN	87	07	4992-6536	Inverse Tangent of TOS. Result to TOS.
LOG	88	08	4474-7132	Common Logarithm of TOS. Result to TOS.
LN	89	09	4298-6958	
EXP	8 <b>A</b>	0A	3794-4878	Natural Logarithm of TOS. Result to TOS.
PWR	88	08	8290-12032	e raised to power in TOS. Result to TOS.
		DATA		NOS raised to power in TOS. Result to NOS. Pop Stack.  ANIPULATION OPERATIONS
NOP	80	00		
FIXS	9F	1F	90-214 )	No Operation. Clear or set SVREQ.
FIXD	9€	16	>	Convert TOS from floating point format to fixed point format.
FLTS	9D	1D	90-336 j	
FLTD	9C	1C	62-156	Convert TOS from fixed point format to floating point format.
CHSS	F4		56-342 )	man in mounty bound toutists.
CHSD		74	22-24	Change sign of fixed point operand on TOS.
CHSF	84 05	34	26-28 )	
1	95	15	16-20	Change sign of floating point operand on TOS.
PTOS	F7	77	16	
PTOD	B7	37	20 }	Push stack. Duplicate NOS in TOS.
PTOF	97	17	20 )	
POPS	F8	78	10 )	
POPD	88	38	12 }	Pop stack. Old NOS becomes new TOS. Old TOS rotates to bottom.
POPF	98	18	12 )	
XCHS	F9	79	18 )	
XCHD	89	39	26 }	Exchange TOS and NOS.
XCHF	99	19	26 )	
PUPI	9A	18	16	Push floating point constant # onto TOS, Previous TOS becomes NOS

#### **ALGORITHM DISCUSSION**

Computer approximations of transcendental functions are often based on some form of polynomial equation, such as:

$$F(X) = A_0 + A_1 X + A_2 X^2 + A_3 X^3 + A_4 X^4 \dots$$
 (1-1)

The primary shortcoming of an approximation in this form is that it typically exhibits very large errors when the magnitude of IXI is large, although the errors are small when IXI is small. With polynomials in this form, the error distribution is markedly uneven over any arbitrary interval.

Fortunately, a set of approximating functions exists that not only minimizes the maximum error but also provides an even distribution of errors within the selected data representation interval. These are known as Chebyshev Polynomials and are based upon cosine functions. 1.2 These functions are defined as follows:

$$T_n(X) = \cos n\theta$$
; where  $n = 0,1,2...$  (1-2)  $\theta = \cos^{-1}X$ 

The various terms of the Chebyshev series can be computed as shown below:

$$T_0(X) = Cos(0 \cdot \theta) = Cos(0) = 1$$
 (1-4)

$$T_1(X) = Cos(Cos^{-1}X) = X$$
 (1-5)

$$T_2(X) = \cos 2\theta = 2\cos^2 \theta - 1 = 2\cos^2 (\cos^{-1}X) - 1$$
 (1-6)  
=  $2X^2 - 1$ 

In general, the next term in the Chebyshev series can be recursively derived from the previous term as follows:

$$T_n(X) = 2X [T_n - 1(X)] - T_n - 2(X); n \ge 2$$
 (1-7)

The terms T<sub>3</sub>, T<sub>4</sub>, T<sub>5</sub> and T<sub>6</sub> are given below for reference:

$$T_3 = 4X^3 - 3X$$
 (1-8)

$$T_4 = 8X^4 - 8X^2 + t ag{1-9}$$

$$T_{-} = 16Y^{5} = 20Y^{3} + 6Y$$

$$T_3 = 4X^3 - 3X$$

$$T_4 = 8X^4 - 8X^2 + 1$$

$$T_5 = 16X^5 - 20X^3 + 5X$$

$$T_6 = 32X^6 - 48X^4 + 18X^2 - 1$$
(1-8)
(1-9)
(1-10)

Chebyshev polynomials can be directly substituted for corresponding terms of a power series expansion by simple algebraic manipulation:

$$\begin{array}{lll} 1 &= T_0 & & & & & & & \\ X &= T_1 & & & & & & \\ X^2 &= 1/2 & (T_0 + T_2) & & & & & \\ X^3 &= 1/4 & (3T_1 + T_3) & & & & \\ (1-15) & & & & & & \\ X^4 &= 1/8 & (3T_0 + 4T_2 + T_4) & & & & \\ X^5 &= 1/16 & (10T_1 + 5T_3 + T_5) & & & & \\ X^6 &= 1/32 & (10T_0 + 15T_2 + 6T_4 + T_6) & & & & \\ \end{array}$$

$$X = T_1 \tag{1-13}$$

$$X^{*} = 1/2 (T_0 + T_2) \tag{1-14}$$

$$X^{\circ} = 1/4 (3T_1 + T_3) \tag{1-15}$$

$$X^4 = 1/8 (3T_0 + 4T_2 + T_4) (1-16)$$

$$X^5 = 1/16 (10T_1 + 5T_3 + T_5) \tag{1-17}$$

$$X^{6} = \frac{1}{32} \left( \frac{10T_{1} + 5T_{3} + T_{5}}{15T_{2} + 6T_{4} + T_{6}} \right) \tag{1-17}$$

Each of the functions is implemented as a three-step process. The first step involves range reduction. That is, the input argument to the function is transformed to fall within a range of values for which the function can compute a valid result. For example, since functions like sine and cosine are periodic for multiples of  $\pi/2$  radians, input arguments for these functions are converted to lie within the range of  $-\pi/2$  to  $+\pi/2$ . Processing of the range-reduced input argument according to the appropriate Chebyshev expansion is done in the second step. The third step includes any necessary post processing of the result, such as sign correction in sine or cosine for a particular quadrant. Range reduction and post processing are unique to each of the functions, while processing the Chebyshev expansion is performed by an algorithm that is common to all functions.

#### **DERIVED FUNCTION ERROR PERFORMANCE**

Since each of the derived functions is an approximation of the true function, results computed by the Am9511 are not always exact. In order to more comprehensively quantify the error performance of the component, the following graphs have been prepared. Each function has been executed with a statistically significant number of diverse data values, span ning the allowable input data range, and resulting errors have been tabulated. Absolute errors (that is, the number of bits is error) have been converted to relative errors according to the following equation:

This conversion permits the error to be viewed with respect to the magnitude of the true result. This provides a more object tive measurement of error performance since it directly trans lates to a measure of significant digits of algorithm accuracy

For example, if a given absolute error is 0.001 and the true result is also 0.001, it is clear that the relative error is equal 1.0 (which implies that even the first significant digit of the last sult is wrong). However, if the same absolute error is computed for a true result of 10000.0, then the first six significant digits of the result are correct (0.001/10000 = 0.0000001).

Each of the following graphs was prepared to illustrate relative algorithm error as a function of input data range. Nature Logarithm is the only exception; since logarithms are typical additive, absolute error is plotted for this function.

Two graphs have not been included in the following figures common logarithms and the power function (XY). Commo logarithms are computed by multiplication of the nature logarithm by the conversion factor 0.43429448 and the arm function is therefore the same as that for natural logarithm The power function is realized by combination of natural at and exponential functions according to the equation:


$$X^{Y} = e^{yLnx}$$


The error for the power function is a combination of that the logarithm and exponential functions. Specifically, the relitive error for PWR is expressed as follows:


where:

REPWR = relative error for power function REEXP = relative error for exponential function AELN = absolute error for natural logarithm X = value of independent variable in X


- 1. Properties of Chebyshev polynomials taken from: Applied 55 ical Methods; Camahan, Luther, Wikes; John Wiley & Scott
- 2. Derived function algorithms adapted from: Algorithms for 3: Functions (I and II); Numerische Mathematic (1963); Caro-Miller, Woodger.










TANGENT




INVERSE SINE










## NATURAL LOG

SQUARE ROOT



#### COMMAND DESCRIPTIONS

This section contains detailed descriptions of the APU commands. They are arranged in alphabetical order by command mnemonic. In the descriptions, TOS means Top Of Stack and NOS means Next On Stack.

All derived functions except Square Root use Chebyshev polynomial approximating algorithms. This approach is used to help minimize the Internal microprogram, to minimize the maximum error values and to provide a relatively even distribution of errors over the data range. The basic arithmetic operations are used by the derived functions to compute the

error codes in the status register as a result.

Execution times are listed in terms of clock cycles and may be converted into time values by multiplying by the clock period used. For example, an execution time of 44 clock cy-

various Chebyshev terms. The basic operations may produce

cles when running at a 4MHz rate translates to 11 microseconds ( $44 \times .25\mu s = 11\mu s$ ). Variations in execution cycles reflect the data dependency of the algorithms.

In some operations exponent overflow or underflow may be possible. When this occurs, the exponent returned in the result will be 128 greater or smaller than its true value.

Many of the functions use portions of the data stack as scratch storage during development of the results. Thus previous values in those stack locations will be lost. Scratch locations destroyed are listed in the command descriptions and shown with the crossed-out locations in the Stack Contents After diagram.

Figure 8 is a summary of all the Am9511 commands. It shows the hex codes for each command, the mnemonic abbreviation, a brief description and the execution time in clock cycles. The commands are grouped by functional classes.

Figure 9 lists the command mnemonics in alphabetical order.

-				
ACO	S	ARCCOSINE	LOG	COMMON LOGARITHM
ASIN		ARCSINE	LN	NATURAL LOGARITHM
ATA	4 . 4	ARCTANGENT	NOP	NO OPERATION
CHS	D	CHANGE SIGN DOUBLE	POPD	POP STACK DOUBLE
CHS	F	CHANGE SIGN FLOATING	POPF	POP STACK FLOATING
CHS	S	CHANGE SIGN SINGLE	POPS	POP STACK SINGLE
cos		COSINE	PTOD	PUSH STACK DOUBLE
DAD	D .	DOUBLE ADD	PTOF	PUSH STACK FLOATING
DDIV		DOUBLE DIVIDE	PTOS	PUSH STACK SINGLE
DMU	L	DOUBLE MULTIPLY LOWER	PUPI	PUSH π
DMU	U	DOUBLE MULTIPLY UPPER	PWR	POWER (XY)
DSU	8	DOUBLE SUBTRACT	SADD	SINGLE ADD
EXP		EXPONENTIATION (ex)	SDIV	SINGLE DIVIDE
FAD		FLOATING ADD	SIN	SINE
FDIV		FLOATING DIVIDE	SMUL	SINGLE MULTIPLY LOWER
FIXE		FIX DOUBLE	SMUU	SINGLE MULTIPLY UPPER
FIXS		FIX SINGLE	SORT	SQUARE ROOT
FLT		FLOAT DOUBLE	SSUB	SINGLE SUBTRACT
FLTS		FLOAT SINGLE	TAN	TANGENT
FMU		FLOATING MULTIPLY	XCHD	EXCHANGE OPERANDS DOUBLE
FSU	В	FLOATING SUBTRACT	XCHF	EXCHANGE OPERANDS FLOATING
			XCHS	EXCHANGE OPERANDS SINGLE

Figure 9. Command Mnemonics in Alphabetical Order.

# **ACOS**

### 32-BIT FLOATING-POINT INVERSE COSINE

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 0 0 1 1 0

Hex Coding: 86 with sr = 106 with sr = 0

Execution Time: 6304 to 8284 clock cycles


Description:

The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point inverse cosine of A. The result R is a value in radians between 0 and  $\pi$ . Initial operands A, B, C and D are lost. ACOS will accept all input data values within the range of -1.0 to +1.0. Values outside this range will return an error code of 1100 in the status register.

Accuracy: ACOS exhibits a maximum relative error of 2.0 x 10<sup>-7</sup> over the valid input data range.

Status Affected: Sign, Zero, Error Field

### STACK CONTENTS



# **ASIN**

### 32-BIT FLOATING-POINT INVERSE SINE

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 0 0 1 0 1

Hex Coding: 85 with sr = 1

05 with sr = 0 Execution Time: 6230 to 7938 clock cycles

**Description:** 6230 to 7938 clock cyc


The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point inverse sine of A. The result R is a value in radians between  $-\pi/2$  and  $+\pi/2$ . Initial operands A, B, C and D are lost.

ASIN will accept all input data values within the range of -1.0 to +1.0. Values outside this range will return an error code of 1100 in the status register.

Accuracy: ASIN exhibits a maximum relative error of 4.0 x  $10^{-7}$  over the valid input data range.

Status Affected: Sign, Zero, Error Field

#### STACK CONTENTS



# **ATAN**

# 32-BIT FLOATING-POINT INVERSE TANGENT

7 6 5 4 3 2 1 0:

Binary Coding: sr 0 0 0 0 1 1 1

Hex Coding: 87 with sr = 107 with sr = 0

Execution Time: 4992 to 6536 clock cycles Description:


The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point inverse tangent of A. The result R is a value in radians between  $-\pi/2$  and  $+\pi/2$ . Initial operands A, C and D are lost. Operand B is unchanged.

ATAN will accept all input data values that can be represented in the floating point format.

Accuracy: ATAN exhibits a maximum relative error of 3.0 x  $10^{-7}$  over the input data range.

Status Affected: Sign, Zero

#### STACK CONTENTS



# **CHSD**

### 32-BIT FIXED-POINT SIGN CHANGE

7 6 5 4 3 2 1 0

Binary Coding: sr 9 1 1 0 1 0 0

Hex Coding: B4 with sr = 1


34 with sr = 0
Execution Time: 26 to 28 clock cycles

Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is subtracted from zero. The result R replaces A at the TOS. Other entries in the stack are not disturbed.

Overflow status will be set and the TOS will be returned unchanged when A is input as the most negative value possible in the format since no positive equivalent exists.

Status Affected: Sign, Zero, Error Field (overflow)



# **CHSF**

### 32-BIT FLOATING-POINT SIGN CHANGE

7 6 5 4 3 2 1 0

Binary Coding: sr 0 0 1 0 1 0 1

Hex Coding:

95 with sr = 1 15 with sr = 0

Execution Time: 16 to 20 clock cycles


Description:

The sign of the mantissa of the 32-bit floating-point operand A at the TOS is inverted. The result R replaces A at the TOS. Other stack entries are unchanged.

If A is input as zero (mantissa MSB = 0), no change is made.

Status Affected: Sign, Zero

#### STACK CONTENTS



# **CHSS**

### 16-BIT FIXED-POINT SIGN CHANGE

7 6 5 4 3 2 1 0

Binary Coding: sr 1 1 1 0 1 0 0

Hex Coding:

F4 with sr = 174 with sr = 0

Execution Time: 22 to 24 clock cycles


Description:

16-bit fixed-point two's complement integer operand A at the TOS is subtracted from zero. The result R replaces A at the TOS. All other operands are unchanged.

Overflow status will be set and the TOS will be returned unchanged when A is input as the most negative value possible in the format since no positive equivalent exists.


Status Affected: Sign, Zero, Overflow

#### STACK CONTENTS



# COS

### 32-BIT FLOATING-POINT COSINE



Hex Coding:

83 with sr = 103 with sr = 0

Execution Time: 3840 to 4878 clock cycles

Description:

The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point cosine of A. A is assumed to be in radians. Operands A, C and D are lost. B is unchanged.


The COS function can accept any input data value that can be represented in the data format. All input values are range reduced to fall within an interval of  $-\pi/2$  to  $+\pi/2$  radians.

Accuracy: COS exhibits a maximum relative error of 5.0 x  $10^{-7}$  for all input data values in the range of  $-2\pi$ 

to  $+2\pi$  radians.

Status Affected: Sign, Zero

#### STACK CONTENTS



# DADD

### 32-BIT FIXED-POINT ADD

	7	6	5	4	3	2	1	0	
Binary Coding:	sr	0	1	0	1	1	0	0	

**Hex Coding:** 

AC with sr = 1

2C with sr = 0


Execution Time: 20 to 22 clock cycles

Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is added to the 32-bit fixed-point two's complement integer operand B at the NOS. The result R replaces operand B and the Stack is moved up so that R occupies the TOS. Operand B is lost. Operands A, C and D are unchanged. If the addition generates a carry it is reported in the status register.

If the result is too large to be represented by the data format, the least significant 32 bits of the result are returned and overflow status is reported.

Status Affected: Sign, Zero, Carry, Error Field



### 32-BIT FIXED-POINT DIVIDE

0 : Binary Coding: AF with sr = 1

Hex Coding:

2F with sr = 0

Execution Time: 196 to 210 clock cycles when A # 0


18 clock cycles when A = 0.

### Description:

The 32-bit fixed-point two's complement integer operand B at NOS is divided by the 32-bit fixed-point two's complement integer operand A at the TOS. The 32-bit integer quotient R replaces B and the stack is moved up so that R occupies the TOS. No remainder is generated. Operands A and B are lost. Operands C and D are unchanged.

If A is zero, R is set equal to B and the divide-by-zero error. status will be reported. If either A or B is the most negative value possible in the format, R will be meaningless and the overflow error status will be reported.

Status Affected: Sign, Zero, Error Field



# DMU

## 32-BIT FIXED-POINT MULTIPLY, LOWER

	7	6	5	4	3	2	5.1V	0
Binary Coding:	sr	0	1.	0	1	1	1	0
Hau Cadina.			_					

Hex Codino: AE with ar = 1 2E with sr = 0

Execution Time: 194 to 210 clock cycles

#### Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 32-bit fixed-point two's complement integer operand B at the NOS. The 32-bit least significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The most significant half of the product is lost. Operands A and B are lost. Operands C and D are unchanged.

The overflow status bit is set if the discarded upper half was non-zero. If either A or B is the most negative value that can be represented in the format, that value is returned as R and the overflow status is set.

STACK CONTENTS

Status Affected: Sign, Zero, Overflow

1	BEFORE			AFTER	
	A		ros	R	
١,	8			С	
	С			D	
	D				
	32	一		32	

# **DMUU**

## 32-BIT FIXED-POINT MULTIPLY, UPPER

	7	6	5	. 4	3	2	1	o	
Binary Coding:	sr	0	1	. 1	0	1	1	0	

Hex Coding: B6 with sr = 1

36 with sr = 0

Execution Time: 182 to 218 clock cycles

### Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 32-bit fixed-point two's complement integer operand B at the NOS. The 32-bit most significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The least significant half of the product is lost. Operands A and B are lost. Operands C and D are unchanged.

If A or B was the most negative value possible in the format, overflow status is set and R is meaningless.

Status Affected: Sign, Zero, Overflow

	BEFORE	TACK CONTENTS	AFTER
	À	TOS-	R
	В		С
	C		P
L	D		
1-	32	1	-32

# DSUB

### 32-BIT FIXED-POINT SUBTRACT

	7	6	5	. 4	3	2	1	0.
Binary Coding:	sr	0	1	. 0	1	1	0	1

Hex Codina: AD with sr = 1 2D with sr = 0

Execution Time: 38 to 40 clock cycles

#### Description:

The 32-bit fixed-point two's complement operand A at the TOS is subtracted from the 32-bit fixed-point two's complement operand B at the NOS. The difference R replaces operand B and the stack is moved up so that R occupies the TOS. Operand B is lost. Operands A, C and D are unchanged.

If the subtraction generates a borrow it is reported in the carry status bit. If A is the most negative value that can be represented in the format the overflow status is set. If the result cannot be represented in the data format range, the overflow bit is set and the 32 least significant bits of the result are returned as R.

Status Affected: Sign, Zero, Carry, Overflow

	BEFORE	STACK CONTENTS	AFTER
L	Α	→ Tos →	R
	В		С
L	C		D
	D		Α
-	32	<b></b>	32

## **EXP**

### 32-BIT FLOATING-POINT eX

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	0	1	0	1	0
Han Ondland						<del></del>		

Hex Coding: 8A with sr = 1

0A with sr = 0

Execution Time: 3794 to 4878 clock cycles for  $|A| \le 1.0 \times 2^5$ 34 clock cycles for  $|A| > 1.0 \times 2^5$ 


Description:

The base of natural logarithms, e, is raised to an exponent value specified by the 32-bit floating-point operand A at the TOS. The result R of e<sup>A</sup> replaces A. Operands A, C and D are lost. Operand B is unchanged.

EXP accepts all input data values within the range of  $-1.0 \times 2^{+5}$ . to  $+1.0 \times 2^{+5}$ . Input values outside this range will return a code of 1100 in the error field of the status register.

Accuracy: EXP exhibits a maximum relative error of 5.0 x  $10^{-7}$  over the valid input data range.

Status Affected: Sign, Zero, Error Field



# **FADD**

### 32-BIT FLOATING-POINT ADD

1 2 2		7.	6	5	4	3	2	1	0
Binary C	oding:	sr	0	a	1	0	0	0	0

Hex Coding:

90 with sr = 1

10 with sr = 0 Execution Time: 54 to 368 clock cycles for  $A \neq 0$ 


24 clock cycles for A = 0

Description:

32-bit floating-point operand A at the TOS is added to 32-bit floating-point operand B at the NOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are unchanged.

Exponent alignment before the addition and normalization of the result accounts for the variation in execution time. Exponent overflow and underflow are reported in the status register, in which case the mantissa is correct and the exponent is offset by 128.

Status Affected: Sign, Zero, Error Field



# **FDIV**

### 32-BIT FLOATING-POINT DIVIDE

	. 7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	1	0	0	1	1

Hex Coding:

93 with sr = 1

13 with sr = 0

Execution Time: 154 to 184 clock cycles for  $A \neq 0$ 


22 clock cycles for A = 0

### Description:

32-bit floating-point operand B at NOS is divided by 32-bit floating-point operand A at the TOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are unchanged.

If operand A is zero, R is set equal to B and the divide-by-zero error is reported in the status register. Exponent overflow or underflow is reported in the status register, in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.

Status Affected: Sign, Zero, Error Field



# **FIXD**

## 32-BIT FLOATING-POINT TO 32-BIT FIXED-POINT CONVERSION

	7	6	5	4	. 3	2	1	0
Binary Coding:	sr	0	0	1	1	ì	1	0

**Hex Coding:** 

9E with sr = 1

1E with sr = 0


Execution Time: 90 to 336 clock cycles

### Description:

32-bit floating-point operand A at the TOS is converted to a 32-bit fixed-point two's complement integer. The result R replaces A. Operands A and D are lost. Operands B and C are unchanged.

If the integer portion of A is larger than 31 bits when converted, the overflow status will be set and A will not be changed. Operand D, however, will still be lost.

Status Affected: Sign, Zero Overflow



# **FIXS**

### 32-BIT FLOATING-POINT TO 16-BIT FIXED-POINT CONVERSION

5 Binary Coding: 0 0 Sr 1 1 9F with sr = 1

**Hex Coding:** 

1F with sr = 0


Execution Time: 90 to 214 clock cycles

#### Description:

32-bit floating-point operand A at the TOS is converted to a 16-bit fixed-point two's complement integer. The result R replaces the lower half of A and the stack is moved up by two bytes so that R occupies the TOS. Operands A and D are lost. Operands B and C are unchanged, but appear as upper (u) and lower (l) halves on the 16-bit wide stack if they are 32-bit operands.

If the integer portion of A is larger than 15 bits when converted, the overflow status will be set and A will not be changed. Operand D, however, will still be lost.

Status Affected: Sign, Zero, Overflow



### 32-BIT FIXED-POINT TO 32-BIT FLOATING-POINT CONVERSION

0 Binary Coding: ۵ 1 1 0 0

Hex Coding:

9C with ar = 1 1C with sr = 0

Execution Time: 56 to 342 clock cycles

Description:

32-bit fixed-point two's complement integer operand A at the TOS is converted to a 32-bit floating-point number. The result R replaces A at the TOS. Operands A and D are lost. Operands B and C are unchanged.

STACK CONTENTS

Status Affected: Sign, Zero

BEFORE		AFTER
Α	tos	A
8		В
С		С
D		
32	=	32

# **FLTS**

### 16-BIT FIXED-POINT TO 32-BIT FLOATING-POINT CONVERSION

3 2 Binary Coding: 0 ST 0 1

Hex Coding:


9D with sr = 1

1D with sr = 0Execution Time: 62 to 156 clock cycles

Description:

16-bit fixed-point two's complement integer A at the TOS is converted to a 32-bit floating-point number. The lower half of the result R (RI) replaces A, the upper haif (Ru) replaces H and the stack is moved down so that Ru occupies the TOS. Operands A, F, G and H are lost. Operands B, C, D and E are unchanged.

Status Affected: Sign, Zero



# **FMUL**

### 32-BIT FLOATING-POINT MULTIPLY

5 2 0 Binary Coding: n 0

Hex Coding:

92 with sr = 112 with sr = 0

Execution Time: 146 to 168 clock cycles

Description:

32-bit floating-point operand A at the TOS is multiplied by the 32-bit floating-point operand B at the NOS. The normalized result R replaces B and the stack is moved up so that R occupies the TOS, Operands A and B are lost. Operands C and D are unchanged.

Exponent overflow or underflow is reported in the status register. in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.

Status Affected: Sign, Zero, Error Field STACK CONTENTS

BEFORE	TACK CONTENT	AFTER
A	ros	R
В		C .
C		D
D		
32-	4	32

# **FSUB**

### 32-BIT FLOATING-POINT SUBTRACTION

7 6 5 4 3 2 1 0

Binary Coding: Sr 0 0 1 0 0 0 1

Hex Coding: 91 with sr = 1

Hex Coding: 91 with sr = 1

11 with sr = 0

Execution Time: 70 to 370 clock cycles for A ≠ 0

26 clock cycles for A = 0


### Description:

32-bit floating-point operand A at the TOS is subtracted from 32-bit floating-point operand B at the NOS. The normalized difference R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are unchanged.

Exponent alignment before the subtraction and normalization of the result account for the variation in execution time.

Exponent overflow or underflow is reported in the status register in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.

Status Affected: Sign, Zero, Error Field (overflow)



# 32-BIT FLOATING-POINT

# COMMON LOGARITHM 7 8 5 4 3 2 1

Binary Coding: sr 0 0 0 1 0 0 0

Hex Coding: 88 with sr = 108 with sr = 0

Execution Time: 4474 to 7132 clock cycles for A>0

20 clock cycles for A ≤ 0

#### Description:

The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point common logarithm (base 10) of A. Operands A, C and D are lost. Operand B is unchanged.

The LOG function accepts any positive input data value that can be represented by the data format. If LOG of a non-positive value is attempted an error status of 0100 is returned.

is attempted an error status of 0100 is returned.

Accuracy: LOG exhibits a maximum absolute error of 2.0 x 10<sup>-7</sup>

for the input range from 0.1 to 10, and a maximum relative error of 2.0 x  $10^{-7}$  for positive values less than 0.1 or greater than 10.

Status Affected: Sign, Zero, Error Field

	BEFO	4E 3	HACK COMIENT	S AFTER	
	Α		ros	R	7
	8			, B	1
•	С				7
	D				
	32			32	٦.

.....

# LN

# 32-BIT FLOATING-POINT NATURAL LOGARITHM

	7	6	5	4	3	2	1	0
Binary Coding:	Sr	0	0	0	1	0	0	1
	-		7 7 7					

Hex Coding:

89 with sr = 109 with sr = 0

Execution Time: 4298 to 6956 clock cycles for A > 0

20 clock cycles for A≤ 0

#### Description:


The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point natural logarithm (base e) of A. Operands A, C and D are lost. Operand B is unchanged.

The LN function accepts all positive input data values that can be represented by the data format. If LN of a non-positive

number is attempted an error status of 0100 is returned.

Accuracy: LN exhibits a maximum absolute error of  $2 \times 10^{-7}$  for the input range from  $e^{-1}$  to e, and a maximum relative error of  $2.0 \times 10^{-7}$  for positive values less than  $e^{-1}$  or greater than e.

Status Affected: Sign, Zero, Error Field



# NOP

### NO OPERATION

	7	6	5	4	3 -	2	1	0
Binary Coding:	sr	0	0	0	0	0	0	0.

Hex Coding:

0

80 with sr = 1

00 with sr = 0

Execution Time: 4 clock cycles

Description:

The NOP command performs no internal data manipulations. It may be used to set or clear the service request interface line without changing the contents of the stack.

Status Affected: The status byte is cleared to all zeroes.

# POPD

32-BIT STACK POP

		7	6	5	4	3	2	1	0
Binary C	oding:	sr	0	1	1	1	0	0	٥

Hex Coding:

B8 with sr = 138 with sr = 0


Execution Time: 12 clock cycles

Description:

The 32-bit stack is moved up so that the old NOS becomes the new TOS. The previous TOS rotates to the bottom of the stack. All operand values are unchanged. POPD and POPF execute the same operation.

Status Affected; Sign, Zero

### STACK CONTENTS



# **POPF**

32-BIT STACK POP

	7	6	5	4,	- 3	2	11.	0
Binary Coding:	sr	0	0	1	1	0	0	0

Binary Coding: Hex Coding:

98 with sr = 1 18 with sr = 0


Execution Time: 12 clock cycles

Description:

The 32-bit stack is moved up so that the old NOS becomes the new TOS. The old TOS rotates to the bottom of the stack. All operand values are unchanged. POPF and POPD execute the same operation.


Status Affected: Sign, Zero

#### STACK CONTENTS



# **POPS**

16-BIT STACK POP



Hex Coding: F8 with sr = 1


78 with sr = 0

Execution Time: 10 clock cycles Description:

The 16-bit stack is moved up so that the old NOS becomes the new TOS. The previous TOS rotates to the bottom of the stack. All operand values are unchanged.

Status Affected: Sign, Zero

### STACK CONTENTS



# **PTOD**

PUSH 32-BIT TOS ONTO STACK

- 2		7	6	5	4	3	2	1	0
Binary	Coding:	sr	0	1	1	0	1	1	1


Hex Coding: B7 with sr = 137 with sr = 0

Execution Time: 20 clock cycles

Description:

The 32-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand D is lost. All other operand values are unchanged. PTOD and PTOF execute the same operation.

Status Affected: Sign. Zero



# **PTOF**

### PUSH 32-BIT TOS ONTO STACK

	· , 7 .	6	5	4	3	2	- 1	0	
Binary Coding:	sr	0	0	1	0	1	1	1	
Hex Coding:	97 wil	h sr :	= 1						•

Hex Coding:

17 with sr = 0

Execution Time: 20 clock cycles


Description:

The 32-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand D is lost, All other operand values are unchanged. PTOF and PTOD execute the same op-

eration:

Status Affected: Sign. Zero

### STACK CONTENTS



# **PTOS**

### PUSH 16-BIT TOS ONTO STACK

		7	6		4		2	1	0
Binary	Coding:	SF	1	1	1	0	1.	1	1


Hex Coding: F7 with sr = 1

77 with sr = 0Execution Time: 16 clock cycles

Description:

The 16-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand H is lost and all other operand values are unchanged. Status Affected: Sign, Zero

### STACK CONTENTS



# **PUPI**

### PUSH 32-BIT FLOATING-POINT $\pi$

		7	6	5	4,.	3	2	1	0	
Binary Codi	ng: s	r	0	0	1	1	0	1	0	-

**Hex Coding:** 9A with sr = 1


1A with sr = 0

Execution Time: 16 clock cycles

Description:

The 32-bit stack is moved down so that the previous TOS occupies the new NOS location. 32-bit floating-point constant  $\pi$  is entered into the new TOS location. Operand D is lost. Operands A, B and C are unchanged.

Status Affected: Sign, Zero



# FLOATING-POINT XY

	7	6	5	4 -	ુ 3	2	-15	0	
Binary Coding	: sr	٥	0	0	- 1	0	1	1	
Hex Coding:	88 wi	th sr	= 1		- 1				

Hex Coding:

0B with sr = 0

Execution Time: 8290 to 12032 clock cycles

Description:

32-bit floating-point operand B at the NOS is raised to the power specified by the 32-bit floating-point operand A at the TOS. The result R of BA replaces B and the stack is moved up so that R occupies the TOS. Operands A, B, and D are lost. Operand C is unchanged.

The PWR function accepts all input data values that can be represented in the data format for operand A and all positive values for operand B. If operand B is non-positive an error status of 0100 will be returned. The EXP and LN functions are used to implement PWR using the relationship BA = EXP [A(LN B)].

Thus if the term [A(LN B)] is outside the range of  $-1.0 \times 2^{+5}$  to +1.0 x 2<sup>+5</sup> an error status of 1100 will be returned. Underflow and overflow conditions can occur.

Accuracy: The error performance for PWR is a function of


the LN and EXP performance as expressed by: (Relative Error)pwal = (Relative Error)Exp+ A(Absolute

Error)LN

The maximum relative error for PWR occurs when A is at its maximum value while [A(LN B)] is near 1.0 x 25 and the EXP error is also at its maximum. For most practical applications the relative error for PWR will be less than 7.0 x 10-

Status Affected: Sign, Zero, Error Field

### STACK CONTENTS



### 16-RIT FIXED-POINT ADD

	7 6	5 4	3 2	1 0
linary Coding:	sr 1	1 0	1 1	0 0

**Hex Coding:** 

EC with sr = 1


6C with sr = 0Execution Time: 16 to 18 clock cycles

Description:

16-bit fixed-point two's complement integer operand A at the TOS is added to 16-bit fixed-point two's complement integer operand B at the NOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operand B is lost. All other operands are unchanged.

If the addition generates a carry bit it is reported in the status register. If an overflow occurs it is reported in the status register and the 16 least significant bits of the result are returned.

Status Affected: Sign, Zero, Carry, Error Field



### 16-BIT FIXED-POINT DIVIDE

	7	6	5	4	3	2	1	0
Binary Coding	: sr	1	1	0	-1	1	1	1
							<u> </u>	لنسسا

Hex Coding:

EF with sr = 1 6F with sr = 0

Execution Time: .84 to 94 clock cycles for  $A \neq 0$ 

14 clock cycles for A = 0

Description:

16-bit fixed-point two's complement integer operand B at the NOS is divided by 16-bit fixed-point two's complement integer operand A at the TOS. The 16-bit integer quotient R replaces B and the stack is moved up so that R occupies the TOS. No remainder is generated. Operands A and B are lost. All other

operands are unchanged. If A is zero, R will be set equal to B and the divide-by-zero error status will be reported.

Status Affected: Sign, Zero, Error Field

#### STACK CONTENTS BEFORE **AFTER** A TOS R В C C D D Ε E F F G G H H 16

### 32-BIT FLOATING-POINT SINE

	7	6	- 5	4	3	2	1	0
Binary Coding:	sr	0	0	0	0	0	1	0.
Ham Ondian								

**Hex Coding:** 

82 with sr = 1 02 with sr = 0

**Execution Time:** 3796 to 4808 clock cycles for  $|A| > 2^{-12}$ 

radians

30 clock cycles for |A| ≤ 2-12 radians

#### Description:


The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point sine of A. A is assumed to be in radians. Operands A, C and D are lost. Operand B is unchanged.

The SIN function will accept any input data value that can be represented by the data format. All input values are range reduced to fall within the interval  $-\pi/2$  to  $+\pi/2$  radians.

Accuracy: SIN exhibits a maximum relative error of 5.0 x

 $10^{-7}$  for input values in the range of  $-2\pi$  to  $+2\pi$ radians.

Status Affected: Sign, Zero



# **SMUL**

### 16-BIT FIXED-POINT MULTIPLY, LOWER

- V		7	6	5	4	3	2	1	0
Binary	Coding:	sr	1	1	0	1	1	1	0

Hex Coding: EE with sr = 1

6E with sr = 0

Execution Time: 84 to 94 clock cycles


Description:

16-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 16-bit fixed-point two's complement integer operand B at the NOS. The 16-bit least significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The most significant half of the product is lost. Operands A and B are lost. All other operands are unchanged.

The overflow status bit is set if the discarded upper half was non-zero. If either A or B is the most negative value that can be represented in the format, that value is returned as R and the overflow status is set.

Status Affected: Sign, Zero, Error Field

#### STACK CONTENTS



# **SMUU**

### 16-BIT FIXED-POINT MULTIPLY, UPPER

		7	6	5	4	3	2	1:	0	
Binary (	Coding:	Sr	1	t	1	0	1	1	0	

Hex Coding:

F6 with sr = 1

76 with sr = 0


Execution Time: 80 to 98 clock cycles Description:

16-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 16-bit fixed-point two's complement integer operand B at the NOS. The 16-bit most significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The least significant half of the product

is lost. Operands A and B are lost. All other operands are unchanged.

If either A or B is the most negative value that can be represented in the format, that value is returned as R and the overflow status is set.

Status Affected: Sign, Zero, Error Field



### 32-BIT FLOATING-POINT SQUARE ROOT

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	0	0	0	0	1

Hex Coding: 81 with sr = 1

01 with sr = 0

Execution Time: 782 to 870 clock cycles

Description:

32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point square root of A. Operands A and D are lost. Operands B and C are not changed.

SQRT will accept any non-negative input data value that can be represented by the data format. If A is negative an error code of 0100 will be returned in the status register.

Status Affected: Sign, Zero, Error Field

- : B	EFORE	STACK CONTENTS	AFTER
	Α	TO\$	R
	8		В
	С		С
	D		
	- 32		32 ———

# SSUB

### 16-BIT FIXED-POINT SUBTRACT

		7	6-	5	4	3	2	1	0
Binary	Coding:	sr	1	1	0	1	1	0	1

Hex Coding:

ED with sr = 16D with sr = 0


Execution Time: 30 to 32 clock cycles

### Description:

16-bit fixed-point two's complement integer operand A at the TOS is subtracted from 16-bit fixed-point two's complement integer operand B at the NOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operand B is lost. All other operands are unchanged.

If the subtraction generates a borrow it is reported in the carry status bit. If A is the most negative value that can be represented in the format the overflow status is set. If the result cannot be represented in the format range, the overflow status is set and the 16 least significant bits of the result are returned as R.

Status Affected: Sign, Zero, Carry, Error Field



## TAN

### 32-BIT FLOATING-POINT TANGENT

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	0	0	1	0	0

Hex Coding:

84 with sr = 104 with sr = 0

Execution Time: 4894 to 5886 clock cycles for IAI > 2-12

radians

30 clock cycles for IAI ≤ 2<sup>-12</sup> radians

#### Description:


The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point tangent of A. Operand A is assumed to be in radians. A, C and D are lost. B is unchanged.

The TAN function will accept any input data value that can be represented in the data format. All input data values are range-reduced to fall within  $-\pi/4$  to  $+\pi/4$  radians. TAN is unbounded for input values near odd multiples of  $\pi/2$  and in such cases the overflow bit is set in the status register. For angles smaller than 2-12 radians, TAN returns A as the tangent of A.

Accuracy: TAN exhibits a maximum relative error of 5.0 x  $10^{-7}$  for input data values in the range of  $-2\pi$  to

+2 m radians except for data values near odd multiples of #/2.

Status Affected: Sign, Zero, Error Field (overflow)



# **XCHD**

## **EXCHANGE 32-BIT STACK OPERANDS**

		7	6	5	4	3	2	1	0
Binary Codi	ng:	sr	0	1	1	1	0	0	

Hex Coding:

89 with sr = 1 39 with sr = 0

Execution Time: 26 clock cycles

Description:

32-bit operand A at the TOS and 32-bit operand B at the NOS are exchanged. After execution, B is at the TOS and A is at the NOS. All operands are unchanged: XCHD and XCHF execute the same operation.

Status Affected: Sign. Zero

	BEFORE S	TACK CONTENTS	S AF	TER	
	A	TOS -		В	
	В			Α	
	C			С	
,	D			ס	
	32		-	32	

# **XCHF**

### **EXCHANGE 32-BIT STACK OPERANDS**

	•	Э.	4	3			<u>.</u>
Binary Coding: sr	0	0	1	1	0	0	1

Hex Coding:

99 with sr = 1.


Execution Time: 26 clock cycles

Description:

32-bit operand A at the TOS and 32-bit operand B at the NOS are exchanged. After execution, B is at the TOS and A is at the NOS. All operands are unchanged. XCHD and XCHF

execute the same operation. Status Affected: Sign, Zero

#### STACK CONTENTS



# **XCHS**

# EXCHANGE 16-BIT STACK OPERANDS

		7	6	5	4	3	2	1	0
Binary	Coding:	sr	1	1	1	1	0	0	1

Hex Coding: F9 with sr = 179 with sr = 0

Execution Time: 18 clock cycles

Description:

16-bit operand A at the TOS and 16-bit operand B at the NOS are exchanged. After execution, B is at the TOS and A is at the NOS. All operand values are unchanged.

Status Affected: Sign, Zero

#### STACK CONTENTS

ACTED

	AFIEH
→ Tos — →	В
	Α
	С
	D
	E
	F
	G
	н
	16-
	TOS